文件名称:UDP
-
所属分类:
- 标签属性:
- 上传时间:2013-05-14
-
文件大小:42.55kb
-
已下载:0次
-
提 供 者:
-
相关连接:无下载说明:别用迅雷下载,失败请重下,重下不扣分!
介绍说明--下载内容来自于网络,使用问题请自行百度
这是用Verilog HDL编写的程序
利用UDP方法实现四位加法器-This is written in Verilog HDL programs
Use UDP method four adder
利用UDP方法实现四位加法器-This is written in Verilog HDL programs
Use UDP method four adder
(系统自动生成,下载前可以参看下载内容)
下载文件列表
UDP/
UDP/addr.v
UDP/addr.v.bak
UDP/addr4.xml
UDP/addr4_tb.v
UDP/addr4_tb.v.bak
UDP/addr_UDP.cr.mti
UDP/addr_UDP.mpf
UDP/transcript
UDP/vsim.wlf
UDP/work/
UDP/work/_info
UDP/work/_temp/
UDP/work/_temp/vlog7j416a
UDP/work/_temp/vlogfj0ijs
UDP/work/_temp/vloggcitac
UDP/work/_temp/vloghrn1zt
UDP/work/_temp/vlogigek54
UDP/work/_temp/vlogizq4d6
UDP/work/_temp/vlogjvyzry
UDP/work/_temp/vlogmq8k88
UDP/work/_temp/vlogzv7tgx
UDP/work/_vmake
UDP/work/addr1/
UDP/work/addr1/_primary.dat
UDP/work/addr1/_primary.dbs
UDP/work/addr1/_primary.vhd
UDP/work/addr1/verilog.asm
UDP/work/addr1/verilog.rw
UDP/work/addr1_carry/
UDP/work/addr1_carry/_primary.dat
UDP/work/addr1_carry/_primary.dbs
UDP/work/addr1_carry/_primary.vhd
UDP/work/addr1_carry/verilog.asm
UDP/work/addr1_carry/verilog.rw
UDP/work/addr1_sum/
UDP/work/addr1_sum/_primary.dat
UDP/work/addr1_sum/_primary.dbs
UDP/work/addr1_sum/_primary.vhd
UDP/work/addr1_sum/verilog.asm
UDP/work/addr1_sum/verilog.rw
UDP/work/addr4/
UDP/work/addr4/_primary.dat
UDP/work/addr4/_primary.dbs
UDP/work/addr4/_primary.vhd
UDP/work/addr4/verilog.asm
UDP/work/addr4/verilog.rw
UDP/work/addr4_tb/
UDP/work/addr4_tb/_primary.dat
UDP/work/addr4_tb/_primary.dbs
UDP/work/addr4_tb/_primary.vhd
UDP/work/addr4_tb/verilog.asm
UDP/work/addr4_tb/verilog.rw
UDP/addr.v
UDP/addr.v.bak
UDP/addr4.xml
UDP/addr4_tb.v
UDP/addr4_tb.v.bak
UDP/addr_UDP.cr.mti
UDP/addr_UDP.mpf
UDP/transcript
UDP/vsim.wlf
UDP/work/
UDP/work/_info
UDP/work/_temp/
UDP/work/_temp/vlog7j416a
UDP/work/_temp/vlogfj0ijs
UDP/work/_temp/vloggcitac
UDP/work/_temp/vloghrn1zt
UDP/work/_temp/vlogigek54
UDP/work/_temp/vlogizq4d6
UDP/work/_temp/vlogjvyzry
UDP/work/_temp/vlogmq8k88
UDP/work/_temp/vlogzv7tgx
UDP/work/_vmake
UDP/work/addr1/
UDP/work/addr1/_primary.dat
UDP/work/addr1/_primary.dbs
UDP/work/addr1/_primary.vhd
UDP/work/addr1/verilog.asm
UDP/work/addr1/verilog.rw
UDP/work/addr1_carry/
UDP/work/addr1_carry/_primary.dat
UDP/work/addr1_carry/_primary.dbs
UDP/work/addr1_carry/_primary.vhd
UDP/work/addr1_carry/verilog.asm
UDP/work/addr1_carry/verilog.rw
UDP/work/addr1_sum/
UDP/work/addr1_sum/_primary.dat
UDP/work/addr1_sum/_primary.dbs
UDP/work/addr1_sum/_primary.vhd
UDP/work/addr1_sum/verilog.asm
UDP/work/addr1_sum/verilog.rw
UDP/work/addr4/
UDP/work/addr4/_primary.dat
UDP/work/addr4/_primary.dbs
UDP/work/addr4/_primary.vhd
UDP/work/addr4/verilog.asm
UDP/work/addr4/verilog.rw
UDP/work/addr4_tb/
UDP/work/addr4_tb/_primary.dat
UDP/work/addr4_tb/_primary.dbs
UDP/work/addr4_tb/_primary.vhd
UDP/work/addr4_tb/verilog.asm
UDP/work/addr4_tb/verilog.rw
本网站为编程资源及源代码搜集、介绍的搜索网站,版权归原作者所有! 粤ICP备11031372号
1999-2046 搜珍网 All Rights Reserved.