文件名称:FPGA_SPI_master
-
所属分类:
- 标签属性:
- 上传时间:2013-07-15
-
文件大小:347.59kb
-
已下载:0次
-
提 供 者:
-
相关连接:无下载说明:别用迅雷下载,失败请重下,重下不扣分!
介绍说明--下载内容来自于网络,使用问题请自行百度
master spi code for quartus
(系统自动生成,下载前可以参看下载内容)
下载文件列表
FPGA_SPI_master/11.txt
FPGA_SPI_master/CODE/SPI_Master.V
FPGA_SPI_master/CODE/transcript
FPGA_SPI_master/MODELSIM/modelsim.ini
FPGA_SPI_master/MODELSIM/msim_transcript
FPGA_SPI_master/MODELSIM/rtl_work/@s@p@i_@master/verilog.prw
FPGA_SPI_master/MODELSIM/rtl_work/@s@p@i_@master/verilog.psm
FPGA_SPI_master/MODELSIM/rtl_work/@s@p@i_@master/_primary.dat
FPGA_SPI_master/MODELSIM/rtl_work/@s@p@i_@master/_primary.dbs
FPGA_SPI_master/MODELSIM/rtl_work/@s@p@i_@master/_primary.vhd
FPGA_SPI_master/MODELSIM/rtl_work/@s@p@i_master_test/verilog.prw
FPGA_SPI_master/MODELSIM/rtl_work/@s@p@i_master_test/verilog.psm
FPGA_SPI_master/MODELSIM/rtl_work/@s@p@i_master_test/_primary.dat
FPGA_SPI_master/MODELSIM/rtl_work/@s@p@i_master_test/_primary.dbs
FPGA_SPI_master/MODELSIM/rtl_work/@s@p@i_master_test/_primary.vhd
FPGA_SPI_master/MODELSIM/rtl_work/_info
FPGA_SPI_master/MODELSIM/rtl_work/_vmake
FPGA_SPI_master/MODELSIM/SPI_Master.cr.MTI
FPGA_SPI_master/MODELSIM/SPI_Master.MPF
FPGA_SPI_master/MODELSIM/SPI_Master.V
FPGA_SPI_master/MODELSIM/SPI_Master.vt
FPGA_SPI_master/MODELSIM/SPI_Master_run_msim_rtl_verilog.do
FPGA_SPI_master/MODELSIM/SPI_Master_test.V
FPGA_SPI_master/MODELSIM/SPI_Master_test.v.BAK
FPGA_SPI_master/MODELSIM/transcript
FPGA_SPI_master/MODELSIM/VSIM.WLF
FPGA_SPI_master/MODELSIM/WAVE.BMP
FPGA_SPI_master/MODELSIM/WAVE.DO
FPGA_SPI_master/MODELSIM/WORK/@s@p@i_@master/VERILOG.PSM
FPGA_SPI_master/MODELSIM/WORK/@s@p@i_@master/_PRIMARY.DAT
FPGA_SPI_master/MODELSIM/WORK/@s@p@i_@master/_PRIMARY.VHD
FPGA_SPI_master/MODELSIM/WORK/@s@p@i_master_test/VERILOG.PSM
FPGA_SPI_master/MODELSIM/WORK/@s@p@i_master_test/_PRIMARY.DAT
FPGA_SPI_master/MODELSIM/WORK/@s@p@i_master_test/_PRIMARY.VHD
FPGA_SPI_master/MODELSIM/WORK/_INFO
FPGA_SPI_master/Nouveau Document texte.txt
FPGA_SPI_master/QUARTUS/DB/logic_util_heursitic.dat
FPGA_SPI_master/QUARTUS/DB/prev_cmp_SPI_Master.asm.qmsg
FPGA_SPI_master/QUARTUS/DB/prev_cmp_SPI_Master.fit.qmsg
FPGA_SPI_master/QUARTUS/DB/prev_cmp_SPI_Master.map.qmsg
FPGA_SPI_master/QUARTUS/DB/prev_cmp_SPI_Master.qmsg
FPGA_SPI_master/QUARTUS/DB/prev_cmp_SPI_Master.tan.qmsg
FPGA_SPI_master/QUARTUS/DB/SPI_Master.(0).cnf.cdb
FPGA_SPI_master/QUARTUS/DB/SPI_Master.(0).cnf.hdb
FPGA_SPI_master/QUARTUS/DB/SPI_Master.ae.hdb
FPGA_SPI_master/QUARTUS/DB/SPI_Master.amm.cdb
FPGA_SPI_master/QUARTUS/DB/SPI_Master.asm.qmsg
FPGA_SPI_master/QUARTUS/DB/SPI_Master.asm.rdb
FPGA_SPI_master/QUARTUS/DB/SPI_Master.asm_labs.ddb
FPGA_SPI_master/QUARTUS/DB/SPI_Master.cbx.xml
FPGA_SPI_master/QUARTUS/DB/SPI_Master.cmp.cdb
FPGA_SPI_master/QUARTUS/DB/SPI_Master.cmp.hdb
FPGA_SPI_master/QUARTUS/DB/SPI_Master.cmp.kpt
FPGA_SPI_master/QUARTUS/DB/SPI_Master.cmp.logdb
FPGA_SPI_master/QUARTUS/DB/SPI_Master.cmp.rdb
FPGA_SPI_master/QUARTUS/DB/SPI_Master.cmp0.ddb
FPGA_SPI_master/QUARTUS/DB/SPI_Master.db_info
FPGA_SPI_master/QUARTUS/DB/SPI_Master.eda.qmsg
FPGA_SPI_master/QUARTUS/DB/SPI_Master.fit.qmsg
FPGA_SPI_master/QUARTUS/DB/SPI_Master.hier_info
FPGA_SPI_master/QUARTUS/DB/SPI_Master.hif
FPGA_SPI_master/QUARTUS/DB/SPI_Master.idb.cdb
FPGA_SPI_master/QUARTUS/DB/SPI_Master.lpc.html
FPGA_SPI_master/QUARTUS/DB/SPI_Master.lpc.rdb
FPGA_SPI_master/QUARTUS/DB/SPI_Master.lpc.txt
FPGA_SPI_master/QUARTUS/DB/SPI_Master.map.cdb
FPGA_SPI_master/QUARTUS/DB/SPI_Master.map.hdb
FPGA_SPI_master/QUARTUS/DB/SPI_Master.map.logdb
FPGA_SPI_master/QUARTUS/DB/SPI_Master.map.qmsg
FPGA_SPI_master/QUARTUS/DB/SPI_Master.map.rdb
FPGA_SPI_master/QUARTUS/DB/SPI_Master.pre_map.cdb
FPGA_SPI_master/QUARTUS/DB/SPI_Master.pre_map.hdb
FPGA_SPI_master/QUARTUS/DB/SPI_Master.root_partition.map.reg_db.cdb
FPGA_SPI_master/QUARTUS/DB/SPI_Master.routing.rdb
FPGA_SPI_master/QUARTUS/DB/SPI_Master.rtlv.hdb
FPGA_SPI_master/QUARTUS/DB/SPI_Master.rtlv_sg.cdb
FPGA_SPI_master/QUARTUS/DB/SPI_Master.rtlv_sg_swap.cdb
FPGA_SPI_master/QUARTUS/DB/SPI_Master.sgdiff.cdb
FPGA_SPI_master/QUARTUS/DB/SPI_Master.sgdiff.hdb
FPGA_SPI_master/QUARTUS/DB/SPI_Master.sld_design_entry.sci
FPGA_SPI_master/QUARTUS/DB/SPI_Master.sld_design_entry_dsc.sci
FPGA_SPI_master/QUARTUS/DB/SPI_Master.smart_action.txt
FPGA_SPI_master/QUARTUS/DB/SPI_Master.sta.qmsg
FPGA_SPI_master/QUARTUS/DB/SPI_Master.sta.rdb
FPGA_SPI_master/QUARTUS/DB/SPI_Master.syn_hier_info
FPGA_SPI_master/QUARTUS/DB/SPI_Master.tis_db_list.ddb
FPGA_SPI_master/QUARTUS/DB/SPI_Master.tmw_info
FPGA_SPI_master/QUARTUS/incremental_db/compiled_partitions/SPI_Master.db_info
FPGA_SPI_master/QUARTUS/incremental_db/compiled_partitions/SPI_Master.root_partition.map.kpt
FPGA_SPI_master/QUARTUS/incremental_db/README
FPGA_SPI_master/QUARTUS/SPI_Master.asm.rpt
FPGA_SPI_master/QUARTUS/SPI_Master.done
FPGA_SPI_master/QUARTUS/SPI_Master.DPF
FPGA_SPI_master/QUARTUS/SPI_Master.eda.rpt
FPGA_SPI_master/QUARTUS/SPI_Master.fit.rpt
FPGA_SPI_master/QUARTUS/SPI_Master.fit.smsg
FPGA_SPI_master/QUARTUS/SPI_Master.fit.summary
FPGA_SPI_master/QUARTUS/SPI_Master.flow.rpt
FPGA_SPI_master/QUARTUS/SPI_Master.jdi
FPGA_SPI_master/QUARTUS/SPI_Master.map.rpt
FPGA_SPI_master/QUARTUS/SPI_Master.map.smsg
FPGA_SPI_master/QUARTUS/SPI_Master.map.summary
FPGA_SPI_master/QUARTUS/SPI_Master.PIN
FPGA_SPI_master/QUARTUS/SPI_Master.POF
FPGA_SPI_mast
FPGA_SPI_master/CODE/SPI_Master.V
FPGA_SPI_master/CODE/transcript
FPGA_SPI_master/MODELSIM/modelsim.ini
FPGA_SPI_master/MODELSIM/msim_transcript
FPGA_SPI_master/MODELSIM/rtl_work/@s@p@i_@master/verilog.prw
FPGA_SPI_master/MODELSIM/rtl_work/@s@p@i_@master/verilog.psm
FPGA_SPI_master/MODELSIM/rtl_work/@s@p@i_@master/_primary.dat
FPGA_SPI_master/MODELSIM/rtl_work/@s@p@i_@master/_primary.dbs
FPGA_SPI_master/MODELSIM/rtl_work/@s@p@i_@master/_primary.vhd
FPGA_SPI_master/MODELSIM/rtl_work/@s@p@i_master_test/verilog.prw
FPGA_SPI_master/MODELSIM/rtl_work/@s@p@i_master_test/verilog.psm
FPGA_SPI_master/MODELSIM/rtl_work/@s@p@i_master_test/_primary.dat
FPGA_SPI_master/MODELSIM/rtl_work/@s@p@i_master_test/_primary.dbs
FPGA_SPI_master/MODELSIM/rtl_work/@s@p@i_master_test/_primary.vhd
FPGA_SPI_master/MODELSIM/rtl_work/_info
FPGA_SPI_master/MODELSIM/rtl_work/_vmake
FPGA_SPI_master/MODELSIM/SPI_Master.cr.MTI
FPGA_SPI_master/MODELSIM/SPI_Master.MPF
FPGA_SPI_master/MODELSIM/SPI_Master.V
FPGA_SPI_master/MODELSIM/SPI_Master.vt
FPGA_SPI_master/MODELSIM/SPI_Master_run_msim_rtl_verilog.do
FPGA_SPI_master/MODELSIM/SPI_Master_test.V
FPGA_SPI_master/MODELSIM/SPI_Master_test.v.BAK
FPGA_SPI_master/MODELSIM/transcript
FPGA_SPI_master/MODELSIM/VSIM.WLF
FPGA_SPI_master/MODELSIM/WAVE.BMP
FPGA_SPI_master/MODELSIM/WAVE.DO
FPGA_SPI_master/MODELSIM/WORK/@s@p@i_@master/VERILOG.PSM
FPGA_SPI_master/MODELSIM/WORK/@s@p@i_@master/_PRIMARY.DAT
FPGA_SPI_master/MODELSIM/WORK/@s@p@i_@master/_PRIMARY.VHD
FPGA_SPI_master/MODELSIM/WORK/@s@p@i_master_test/VERILOG.PSM
FPGA_SPI_master/MODELSIM/WORK/@s@p@i_master_test/_PRIMARY.DAT
FPGA_SPI_master/MODELSIM/WORK/@s@p@i_master_test/_PRIMARY.VHD
FPGA_SPI_master/MODELSIM/WORK/_INFO
FPGA_SPI_master/Nouveau Document texte.txt
FPGA_SPI_master/QUARTUS/DB/logic_util_heursitic.dat
FPGA_SPI_master/QUARTUS/DB/prev_cmp_SPI_Master.asm.qmsg
FPGA_SPI_master/QUARTUS/DB/prev_cmp_SPI_Master.fit.qmsg
FPGA_SPI_master/QUARTUS/DB/prev_cmp_SPI_Master.map.qmsg
FPGA_SPI_master/QUARTUS/DB/prev_cmp_SPI_Master.qmsg
FPGA_SPI_master/QUARTUS/DB/prev_cmp_SPI_Master.tan.qmsg
FPGA_SPI_master/QUARTUS/DB/SPI_Master.(0).cnf.cdb
FPGA_SPI_master/QUARTUS/DB/SPI_Master.(0).cnf.hdb
FPGA_SPI_master/QUARTUS/DB/SPI_Master.ae.hdb
FPGA_SPI_master/QUARTUS/DB/SPI_Master.amm.cdb
FPGA_SPI_master/QUARTUS/DB/SPI_Master.asm.qmsg
FPGA_SPI_master/QUARTUS/DB/SPI_Master.asm.rdb
FPGA_SPI_master/QUARTUS/DB/SPI_Master.asm_labs.ddb
FPGA_SPI_master/QUARTUS/DB/SPI_Master.cbx.xml
FPGA_SPI_master/QUARTUS/DB/SPI_Master.cmp.cdb
FPGA_SPI_master/QUARTUS/DB/SPI_Master.cmp.hdb
FPGA_SPI_master/QUARTUS/DB/SPI_Master.cmp.kpt
FPGA_SPI_master/QUARTUS/DB/SPI_Master.cmp.logdb
FPGA_SPI_master/QUARTUS/DB/SPI_Master.cmp.rdb
FPGA_SPI_master/QUARTUS/DB/SPI_Master.cmp0.ddb
FPGA_SPI_master/QUARTUS/DB/SPI_Master.db_info
FPGA_SPI_master/QUARTUS/DB/SPI_Master.eda.qmsg
FPGA_SPI_master/QUARTUS/DB/SPI_Master.fit.qmsg
FPGA_SPI_master/QUARTUS/DB/SPI_Master.hier_info
FPGA_SPI_master/QUARTUS/DB/SPI_Master.hif
FPGA_SPI_master/QUARTUS/DB/SPI_Master.idb.cdb
FPGA_SPI_master/QUARTUS/DB/SPI_Master.lpc.html
FPGA_SPI_master/QUARTUS/DB/SPI_Master.lpc.rdb
FPGA_SPI_master/QUARTUS/DB/SPI_Master.lpc.txt
FPGA_SPI_master/QUARTUS/DB/SPI_Master.map.cdb
FPGA_SPI_master/QUARTUS/DB/SPI_Master.map.hdb
FPGA_SPI_master/QUARTUS/DB/SPI_Master.map.logdb
FPGA_SPI_master/QUARTUS/DB/SPI_Master.map.qmsg
FPGA_SPI_master/QUARTUS/DB/SPI_Master.map.rdb
FPGA_SPI_master/QUARTUS/DB/SPI_Master.pre_map.cdb
FPGA_SPI_master/QUARTUS/DB/SPI_Master.pre_map.hdb
FPGA_SPI_master/QUARTUS/DB/SPI_Master.root_partition.map.reg_db.cdb
FPGA_SPI_master/QUARTUS/DB/SPI_Master.routing.rdb
FPGA_SPI_master/QUARTUS/DB/SPI_Master.rtlv.hdb
FPGA_SPI_master/QUARTUS/DB/SPI_Master.rtlv_sg.cdb
FPGA_SPI_master/QUARTUS/DB/SPI_Master.rtlv_sg_swap.cdb
FPGA_SPI_master/QUARTUS/DB/SPI_Master.sgdiff.cdb
FPGA_SPI_master/QUARTUS/DB/SPI_Master.sgdiff.hdb
FPGA_SPI_master/QUARTUS/DB/SPI_Master.sld_design_entry.sci
FPGA_SPI_master/QUARTUS/DB/SPI_Master.sld_design_entry_dsc.sci
FPGA_SPI_master/QUARTUS/DB/SPI_Master.smart_action.txt
FPGA_SPI_master/QUARTUS/DB/SPI_Master.sta.qmsg
FPGA_SPI_master/QUARTUS/DB/SPI_Master.sta.rdb
FPGA_SPI_master/QUARTUS/DB/SPI_Master.syn_hier_info
FPGA_SPI_master/QUARTUS/DB/SPI_Master.tis_db_list.ddb
FPGA_SPI_master/QUARTUS/DB/SPI_Master.tmw_info
FPGA_SPI_master/QUARTUS/incremental_db/compiled_partitions/SPI_Master.db_info
FPGA_SPI_master/QUARTUS/incremental_db/compiled_partitions/SPI_Master.root_partition.map.kpt
FPGA_SPI_master/QUARTUS/incremental_db/README
FPGA_SPI_master/QUARTUS/SPI_Master.asm.rpt
FPGA_SPI_master/QUARTUS/SPI_Master.done
FPGA_SPI_master/QUARTUS/SPI_Master.DPF
FPGA_SPI_master/QUARTUS/SPI_Master.eda.rpt
FPGA_SPI_master/QUARTUS/SPI_Master.fit.rpt
FPGA_SPI_master/QUARTUS/SPI_Master.fit.smsg
FPGA_SPI_master/QUARTUS/SPI_Master.fit.summary
FPGA_SPI_master/QUARTUS/SPI_Master.flow.rpt
FPGA_SPI_master/QUARTUS/SPI_Master.jdi
FPGA_SPI_master/QUARTUS/SPI_Master.map.rpt
FPGA_SPI_master/QUARTUS/SPI_Master.map.smsg
FPGA_SPI_master/QUARTUS/SPI_Master.map.summary
FPGA_SPI_master/QUARTUS/SPI_Master.PIN
FPGA_SPI_master/QUARTUS/SPI_Master.POF
FPGA_SPI_mast
本网站为编程资源及源代码搜集、介绍的搜索网站,版权归原作者所有! 粤ICP备11031372号
1999-2046 搜珍网 All Rights Reserved.