文件名称:DDR2_Control
-
所属分类:
- 标签属性:
- 上传时间:2013-10-12
-
文件大小:10.35mb
-
已下载:0次
-
提 供 者:
-
相关连接:无下载说明:别用迅雷下载,失败请重下,重下不扣分!
介绍说明--下载内容来自于网络,使用问题请自行百度
本文档以Siga-S16 Spartan 6的FPGA开发板为例,为大家介绍用MIG工具生成DDR2控制器,并用ChipScope调试DDR2读写的方法。 -This document in the FPGA development board Siga-S16 Spartan 6 as an example, to introduce the formation of DDR2 controller with the MIG tool, and use the debug method of ChipScope DDR2 to read and write.
(系统自动生成,下载前可以参看下载内容)
下载文件列表
DDR2_Control/Chipscope/siga-s16.cpj
DDR2_Control/iseconfig/mig_37.projectmgr
DDR2_Control/iseconfig/mig_37.xreport
DDR2_Control/mig_37/docs/ug388.pdf
DDR2_Control/mig_37/docs/ug416.pdf
DDR2_Control/mig_37/example_design/datasheet.txt
DDR2_Control/mig_37/example_design/log.txt
DDR2_Control/mig_37/example_design/mig.prj
DDR2_Control/mig_37/example_design/par/coregen.cgc
DDR2_Control/mig_37/example_design/par/coregen.cgp
DDR2_Control/mig_37/example_design/par/coregen.log
DDR2_Control/mig_37/example_design/par/create_ise.bat
DDR2_Control/mig_37/example_design/par/example_top.bgn
DDR2_Control/mig_37/example_design/par/example_top.bit
DDR2_Control/mig_37/example_design/par/example_top.bld
DDR2_Control/mig_37/example_design/par/example_top.cdc
DDR2_Control/mig_37/example_design/par/example_top.cmd_log
DDR2_Control/mig_37/example_design/par/example_top.drc
DDR2_Control/mig_37/example_design/par/example_top.ncd
DDR2_Control/mig_37/example_design/par/example_top.ngc
DDR2_Control/mig_37/example_design/par/example_top.ngd
DDR2_Control/mig_37/example_design/par/example_top.ngr
DDR2_Control/mig_37/example_design/par/example_top.pad
DDR2_Control/mig_37/example_design/par/example_top.par
DDR2_Control/mig_37/example_design/par/example_top.pcf
DDR2_Control/mig_37/example_design/par/example_top.prj
DDR2_Control/mig_37/example_design/par/example_top.ptwx
DDR2_Control/mig_37/example_design/par/example_top.stx
DDR2_Control/mig_37/example_design/par/example_top.syr
DDR2_Control/mig_37/example_design/par/example_top.twr
DDR2_Control/mig_37/example_design/par/example_top.twx
DDR2_Control/mig_37/example_design/par/example_top.ucf
DDR2_Control/mig_37/example_design/par/example_top.unroutes
DDR2_Control/mig_37/example_design/par/example_top.ut
DDR2_Control/mig_37/example_design/par/example_top.xpi
DDR2_Control/mig_37/example_design/par/example_top.xst
DDR2_Control/mig_37/example_design/par/example_top_bitgen.xwbt
DDR2_Control/mig_37/example_design/par/example_top_envsettings.html
DDR2_Control/mig_37/example_design/par/example_top_guide.ncd
DDR2_Control/mig_37/example_design/par/example_top_map.map
DDR2_Control/mig_37/example_design/par/example_top_map.mrp
DDR2_Control/mig_37/example_design/par/example_top_map.ncd
DDR2_Control/mig_37/example_design/par/example_top_map.ngm
DDR2_Control/mig_37/example_design/par/example_top_map.xrpt
DDR2_Control/mig_37/example_design/par/example_top_ngdbuild.xrpt
DDR2_Control/mig_37/example_design/par/example_top_pad.csv
DDR2_Control/mig_37/example_design/par/example_top_pad.txt
DDR2_Control/mig_37/example_design/par/example_top_par.xrpt
DDR2_Control/mig_37/example_design/par/example_top_summary.html
DDR2_Control/mig_37/example_design/par/example_top_summary.xml
DDR2_Control/mig_37/example_design/par/example_top_usage.xml
DDR2_Control/mig_37/example_design/par/example_top_xst.xrpt
DDR2_Control/mig_37/example_design/par/icon.asy
DDR2_Control/mig_37/example_design/par/icon.gise
DDR2_Control/mig_37/example_design/par/icon.ngc
DDR2_Control/mig_37/example_design/par/icon.xco
DDR2_Control/mig_37/example_design/par/icon.xise
DDR2_Control/mig_37/example_design/par/icon_coregen.xco
DDR2_Control/mig_37/example_design/par/icon_flist.txt
DDR2_Control/mig_37/example_design/par/icon_readme.txt
DDR2_Control/mig_37/example_design/par/icon_xmdf.tcl
DDR2_Control/mig_37/example_design/par/ila.cdc
DDR2_Control/mig_37/example_design/par/ila.gise
DDR2_Control/mig_37/example_design/par/ila.ngc
DDR2_Control/mig_37/example_design/par/ila.xco
DDR2_Control/mig_37/example_design/par/ila.xise
DDR2_Control/mig_37/example_design/par/ila_coregen.xco
DDR2_Control/mig_37/example_design/par/ila_flist.txt
DDR2_Control/mig_37/example_design/par/ila_readme.txt
DDR2_Control/mig_37/example_design/par/ila_xmdf.tcl
DDR2_Control/mig_37/example_design/par/iseconfig/example_top.xreport
DDR2_Control/mig_37/example_design/par/iseconfig/test.projectmgr
DDR2_Control/mig_37/example_design/par/ise_flow.bat
DDR2_Control/mig_37/example_design/par/ise_run.txt
DDR2_Control/mig_37/example_design/par/makeproj.bat
DDR2_Control/mig_37/example_design/par/mem_interface_top.ut
DDR2_Control/mig_37/example_design/par/pa.fromNetlist.tcl
DDR2_Control/mig_37/example_design/par/par_usage_statistics.html
DDR2_Control/mig_37/example_design/par/planAhead.ngc2edif.log
DDR2_Control/mig_37/example_design/par/planAhead_run_1/planAhead.jou
DDR2_Control/mig_37/example_design/par/planAhead_run_1/planAhead.log
DDR2_Control/mig_37/example_design/par/planAhead_run_1/planAhead_run.log
DDR2_Control/mig_37/example_design/par/readme.txt
DDR2_Control/mig_37/example_design/par/rem_files.bat
DDR2_Control/mig_37/example_design/par/set_ise_prop.tcl
DDR2_Control/mig_37/example_design/par/test.gise
DDR2_Control/mig_37/example_design/par/test.xise
DDR2_Control/mig_37/example_design/par/tmp/_xmsgs/pn_parser.xmsgs
DDR2_Control/mig_37/example_design/par/usage_statistics_webtalk.html
DDR2_Control/mig_37/example_design/par/vio.cdc
DDR2_Control/mig_37/example_design/par/vio.gise
DDR2_Control/mig_37/example_design/par/vio.ngc
DDR2_Control/mig_37/example_design/par/vio.xco
DDR2_Control/mig_37/example_design/par/vio.xise
DDR2_Control/iseconfig/mig_37.projectmgr
DDR2_Control/iseconfig/mig_37.xreport
DDR2_Control/mig_37/docs/ug388.pdf
DDR2_Control/mig_37/docs/ug416.pdf
DDR2_Control/mig_37/example_design/datasheet.txt
DDR2_Control/mig_37/example_design/log.txt
DDR2_Control/mig_37/example_design/mig.prj
DDR2_Control/mig_37/example_design/par/coregen.cgc
DDR2_Control/mig_37/example_design/par/coregen.cgp
DDR2_Control/mig_37/example_design/par/coregen.log
DDR2_Control/mig_37/example_design/par/create_ise.bat
DDR2_Control/mig_37/example_design/par/example_top.bgn
DDR2_Control/mig_37/example_design/par/example_top.bit
DDR2_Control/mig_37/example_design/par/example_top.bld
DDR2_Control/mig_37/example_design/par/example_top.cdc
DDR2_Control/mig_37/example_design/par/example_top.cmd_log
DDR2_Control/mig_37/example_design/par/example_top.drc
DDR2_Control/mig_37/example_design/par/example_top.ncd
DDR2_Control/mig_37/example_design/par/example_top.ngc
DDR2_Control/mig_37/example_design/par/example_top.ngd
DDR2_Control/mig_37/example_design/par/example_top.ngr
DDR2_Control/mig_37/example_design/par/example_top.pad
DDR2_Control/mig_37/example_design/par/example_top.par
DDR2_Control/mig_37/example_design/par/example_top.pcf
DDR2_Control/mig_37/example_design/par/example_top.prj
DDR2_Control/mig_37/example_design/par/example_top.ptwx
DDR2_Control/mig_37/example_design/par/example_top.stx
DDR2_Control/mig_37/example_design/par/example_top.syr
DDR2_Control/mig_37/example_design/par/example_top.twr
DDR2_Control/mig_37/example_design/par/example_top.twx
DDR2_Control/mig_37/example_design/par/example_top.ucf
DDR2_Control/mig_37/example_design/par/example_top.unroutes
DDR2_Control/mig_37/example_design/par/example_top.ut
DDR2_Control/mig_37/example_design/par/example_top.xpi
DDR2_Control/mig_37/example_design/par/example_top.xst
DDR2_Control/mig_37/example_design/par/example_top_bitgen.xwbt
DDR2_Control/mig_37/example_design/par/example_top_envsettings.html
DDR2_Control/mig_37/example_design/par/example_top_guide.ncd
DDR2_Control/mig_37/example_design/par/example_top_map.map
DDR2_Control/mig_37/example_design/par/example_top_map.mrp
DDR2_Control/mig_37/example_design/par/example_top_map.ncd
DDR2_Control/mig_37/example_design/par/example_top_map.ngm
DDR2_Control/mig_37/example_design/par/example_top_map.xrpt
DDR2_Control/mig_37/example_design/par/example_top_ngdbuild.xrpt
DDR2_Control/mig_37/example_design/par/example_top_pad.csv
DDR2_Control/mig_37/example_design/par/example_top_pad.txt
DDR2_Control/mig_37/example_design/par/example_top_par.xrpt
DDR2_Control/mig_37/example_design/par/example_top_summary.html
DDR2_Control/mig_37/example_design/par/example_top_summary.xml
DDR2_Control/mig_37/example_design/par/example_top_usage.xml
DDR2_Control/mig_37/example_design/par/example_top_xst.xrpt
DDR2_Control/mig_37/example_design/par/icon.asy
DDR2_Control/mig_37/example_design/par/icon.gise
DDR2_Control/mig_37/example_design/par/icon.ngc
DDR2_Control/mig_37/example_design/par/icon.xco
DDR2_Control/mig_37/example_design/par/icon.xise
DDR2_Control/mig_37/example_design/par/icon_coregen.xco
DDR2_Control/mig_37/example_design/par/icon_flist.txt
DDR2_Control/mig_37/example_design/par/icon_readme.txt
DDR2_Control/mig_37/example_design/par/icon_xmdf.tcl
DDR2_Control/mig_37/example_design/par/ila.cdc
DDR2_Control/mig_37/example_design/par/ila.gise
DDR2_Control/mig_37/example_design/par/ila.ngc
DDR2_Control/mig_37/example_design/par/ila.xco
DDR2_Control/mig_37/example_design/par/ila.xise
DDR2_Control/mig_37/example_design/par/ila_coregen.xco
DDR2_Control/mig_37/example_design/par/ila_flist.txt
DDR2_Control/mig_37/example_design/par/ila_readme.txt
DDR2_Control/mig_37/example_design/par/ila_xmdf.tcl
DDR2_Control/mig_37/example_design/par/iseconfig/example_top.xreport
DDR2_Control/mig_37/example_design/par/iseconfig/test.projectmgr
DDR2_Control/mig_37/example_design/par/ise_flow.bat
DDR2_Control/mig_37/example_design/par/ise_run.txt
DDR2_Control/mig_37/example_design/par/makeproj.bat
DDR2_Control/mig_37/example_design/par/mem_interface_top.ut
DDR2_Control/mig_37/example_design/par/pa.fromNetlist.tcl
DDR2_Control/mig_37/example_design/par/par_usage_statistics.html
DDR2_Control/mig_37/example_design/par/planAhead.ngc2edif.log
DDR2_Control/mig_37/example_design/par/planAhead_run_1/planAhead.jou
DDR2_Control/mig_37/example_design/par/planAhead_run_1/planAhead.log
DDR2_Control/mig_37/example_design/par/planAhead_run_1/planAhead_run.log
DDR2_Control/mig_37/example_design/par/readme.txt
DDR2_Control/mig_37/example_design/par/rem_files.bat
DDR2_Control/mig_37/example_design/par/set_ise_prop.tcl
DDR2_Control/mig_37/example_design/par/test.gise
DDR2_Control/mig_37/example_design/par/test.xise
DDR2_Control/mig_37/example_design/par/tmp/_xmsgs/pn_parser.xmsgs
DDR2_Control/mig_37/example_design/par/usage_statistics_webtalk.html
DDR2_Control/mig_37/example_design/par/vio.cdc
DDR2_Control/mig_37/example_design/par/vio.gise
DDR2_Control/mig_37/example_design/par/vio.ngc
DDR2_Control/mig_37/example_design/par/vio.xco
DDR2_Control/mig_37/example_design/par/vio.xise
本网站为编程资源及源代码搜集、介绍的搜索网站,版权归原作者所有! 粤ICP备11031372号
1999-2046 搜珍网 All Rights Reserved.