文件名称:NAND_flash_verilog_vhdl
-
所属分类:
- 标签属性:
- 上传时间:2013-10-16
-
文件大小:1.14mb
-
已下载:2次
-
提 供 者:
-
相关连接:无下载说明:别用迅雷下载,失败请重下,重下不扣分!
介绍说明--下载内容来自于网络,使用问题请自行百度
很好的NAND Flash 硬件驱动语言,支持VHDL和verilog 语言方便移植,如果有想用FPGA直接驱动NAND flash而又不知如何下手的朋友肯定喜欢。- NAND Flash Controller Reference Design
===============================================================================
File List
1. RD1055/doc/rd1055.pdf --> NAND Flash Controller Reference Design document
RD1055/doc/rd1055_readme.txt --> Read me file (this file)
2. RD1055/Project/nand_flash_cntl.lpf --> preference file for the design
RD1055/Project/nfcm_tb_vhd.udo_example --> vital glitch removal example
3. /RD1055/simulation/verilog/rtl_verilog.do --> verilog rtl simulation scr ipt
/RD1055/simulation/verilog/timing_verilog.do --> verilog timing simulation scr ipt
/RD1055/simulation/vhdl/rtl_verilog.do --> vhdl rtl simulation scr ipt
/RD1055/simulation/vhdl/timing_verilog.do --> vhdl timing simulation scr ipt
4. RD1055/source/verilog/ACounter.v --> sourc
===============================================================================
File List
1. RD1055/doc/rd1055.pdf --> NAND Flash Controller Reference Design document
RD1055/doc/rd1055_readme.txt --> Read me file (this file)
2. RD1055/Project/nand_flash_cntl.lpf --> preference file for the design
RD1055/Project/nfcm_tb_vhd.udo_example --> vital glitch removal example
3. /RD1055/simulation/verilog/rtl_verilog.do --> verilog rtl simulation scr ipt
/RD1055/simulation/verilog/timing_verilog.do --> verilog timing simulation scr ipt
/RD1055/simulation/vhdl/rtl_verilog.do --> vhdl rtl simulation scr ipt
/RD1055/simulation/vhdl/timing_verilog.do --> vhdl timing simulation scr ipt
4. RD1055/source/verilog/ACounter.v --> sourc
(系统自动生成,下载前可以参看下载内容)
下载文件列表
NAND_flash_verilog_vhdl/
NAND_flash_verilog_vhdl/doc/
NAND_flash_verilog_vhdl/doc/rd1055.pdf
NAND_flash_verilog_vhdl/doc/rd1055_readme.txt
NAND_flash_verilog_vhdl/project/
NAND_flash_verilog_vhdl/project/nand_flash_cntl.lpf
NAND_flash_verilog_vhdl/project/nfcm_tb_vhd.udo_example
NAND_flash_verilog_vhdl/simulation/
NAND_flash_verilog_vhdl/simulation/verilog/
NAND_flash_verilog_vhdl/simulation/verilog/rtl_verilog.do
NAND_flash_verilog_vhdl/simulation/verilog/timing_verilog.do
NAND_flash_verilog_vhdl/simulation/vhdl/
NAND_flash_verilog_vhdl/simulation/vhdl/rtl_vhdl.do
NAND_flash_verilog_vhdl/simulation/vhdl/timing_vhdl.do
NAND_flash_verilog_vhdl/source/
NAND_flash_verilog_vhdl/source/verilog/
NAND_flash_verilog_vhdl/source/verilog/ACounter.v
NAND_flash_verilog_vhdl/source/verilog/ErrLoc.v
NAND_flash_verilog_vhdl/source/verilog/H_gen.v
NAND_flash_verilog_vhdl/source/verilog/ipexpress/
NAND_flash_verilog_vhdl/source/verilog/ipexpress/xo/
NAND_flash_verilog_vhdl/source/verilog/ipexpress/xo2/
NAND_flash_verilog_vhdl/source/verilog/ipexpress/xo2/ebr_buffer.lpc
NAND_flash_verilog_vhdl/source/verilog/ipexpress/xo2/ebr_buffer.v
NAND_flash_verilog_vhdl/source/verilog/ipexpress/xo/ebr_buffer.lpc
NAND_flash_verilog_vhdl/source/verilog/ipexpress/xo/ebr_buffer.v
NAND_flash_verilog_vhdl/source/verilog/ipexpress/xp2/
NAND_flash_verilog_vhdl/source/verilog/ipexpress/xp2/ebr_buffer.lpc
NAND_flash_verilog_vhdl/source/verilog/ipexpress/xp2/ebr_buffer.v
NAND_flash_verilog_vhdl/source/verilog/MFSM.v
NAND_flash_verilog_vhdl/source/verilog/nfcm_top.v
NAND_flash_verilog_vhdl/source/verilog/nfcm_top.vhd
NAND_flash_verilog_vhdl/source/verilog/TFSM.v
NAND_flash_verilog_vhdl/source/vhdl/
NAND_flash_verilog_vhdl/source/vhdl/ACounter.vhd
NAND_flash_verilog_vhdl/source/vhdl/ErrLoc.vhd
NAND_flash_verilog_vhdl/source/vhdl/H_gen.vhd
NAND_flash_verilog_vhdl/source/vhdl/ipexpress/
NAND_flash_verilog_vhdl/source/vhdl/ipexpress/xo/
NAND_flash_verilog_vhdl/source/vhdl/ipexpress/xo2/
NAND_flash_verilog_vhdl/source/vhdl/ipexpress/xo2/ebr_buffer.lpc
NAND_flash_verilog_vhdl/source/vhdl/ipexpress/xo2/ebr_buffer.vhd
NAND_flash_verilog_vhdl/source/vhdl/ipexpress/xo/ebr_buffer.lpc
NAND_flash_verilog_vhdl/source/vhdl/ipexpress/xo/ebr_buffer.vhd
NAND_flash_verilog_vhdl/source/vhdl/ipexpress/xp2/
NAND_flash_verilog_vhdl/source/vhdl/ipexpress/xp2/ebr_buffer.lpc
NAND_flash_verilog_vhdl/source/vhdl/ipexpress/xp2/ebr_buffer.vhd
NAND_flash_verilog_vhdl/source/vhdl/MFSM.vhd
NAND_flash_verilog_vhdl/source/vhdl/nfcm_top.vhd
NAND_flash_verilog_vhdl/source/vhdl/TFSM.vhd
NAND_flash_verilog_vhdl/testbench/
NAND_flash_verilog_vhdl/testbench/verilog/
NAND_flash_verilog_vhdl/testbench/verilog/flash_interface.v
NAND_flash_verilog_vhdl/testbench/verilog/nfcm_tb.v
NAND_flash_verilog_vhdl/testbench/vhdl/
NAND_flash_verilog_vhdl/testbench/vhdl/flash_interface.vhd
NAND_flash_verilog_vhdl/testbench/vhdl/nfcm_tb.vhd
RD1055/
RD1055/doc/
RD1055/doc/rd1055.pdf
RD1055/doc/rd1055_readme.txt
RD1055/project/
RD1055/project/nand_flash_cntl.lpf
RD1055/project/nfcm_tb_vhd.udo_example
RD1055/simulation/
RD1055/simulation/verilog/
RD1055/simulation/verilog/rtl_verilog.do
RD1055/simulation/verilog/timing_verilog.do
RD1055/simulation/vhdl/
RD1055/simulation/vhdl/rtl_vhdl.do
RD1055/simulation/vhdl/timing_vhdl.do
RD1055/source/
RD1055/source/verilog/
RD1055/source/verilog/ACounter.v
RD1055/source/verilog/ErrLoc.v
RD1055/source/verilog/H_gen.v
RD1055/source/verilog/ipexpress/
RD1055/source/verilog/ipexpress/xo/
RD1055/source/verilog/ipexpress/xo2/
RD1055/source/verilog/ipexpress/xo2/ebr_buffer.lpc
RD1055/source/verilog/ipexpress/xo2/ebr_buffer.v
RD1055/source/verilog/ipexpress/xo/ebr_buffer.lpc
RD1055/source/verilog/ipexpress/xo/ebr_buffer.v
RD1055/source/verilog/ipexpress/xp2/
RD1055/source/verilog/ipexpress/xp2/ebr_buffer.lpc
RD1055/source/verilog/ipexpress/xp2/ebr_buffer.v
RD1055/source/verilog/MFSM.v
RD1055/source/verilog/nfcm_top.v
RD1055/source/verilog/nfcm_top.vhd
RD1055/source/verilog/TFSM.v
RD1055/source/vhdl/
RD1055/source/vhdl/ACounter.vhd
RD1055/source/vhdl/ErrLoc.vhd
RD1055/source/vhdl/H_gen.vhd
RD1055/source/vhdl/ipexpress/
RD1055/source/vhdl/ipexpress/xo/
RD1055/source/vhdl/ipexpress/xo2/
RD1055/source/vhdl/ipexpress/xo2/ebr_buffer.lpc
RD1055/source/vhdl/ipexpress/xo2/ebr_buffer.vhd
RD1055/source/vhdl/ipexpress/xo/ebr_buffer.lpc
RD1055/source/vhdl/ipexpress/xo/ebr_buffer.vhd
RD1055/source/vhdl/ipexpress/xp2/
RD1055/source/vhdl/ipexpress/xp2/ebr_buffer.lpc
RD1055/source/vhdl/ipexpress/xp2/ebr_buffer.vhd
RD1055/source/vhdl/MFSM.vhd
RD1055/source/vhdl/nfcm_top.vhd
RD1055/source/vhdl/TFSM.vhd
RD1055/testbench/
RD1055/testbench/verilog/
RD1055/testbench/verilog/flash_interface.v
RD1055/testbench/verilog/nfcm_tb.v
RD1055/testbench/vhdl/
RD1055/testbench/vhdl/flash_interface.vhd
RD1055/testbench/vhdl/nfcm_tb.vhd
NAND_flash_verilog_vhdl/doc/
NAND_flash_verilog_vhdl/doc/rd1055.pdf
NAND_flash_verilog_vhdl/doc/rd1055_readme.txt
NAND_flash_verilog_vhdl/project/
NAND_flash_verilog_vhdl/project/nand_flash_cntl.lpf
NAND_flash_verilog_vhdl/project/nfcm_tb_vhd.udo_example
NAND_flash_verilog_vhdl/simulation/
NAND_flash_verilog_vhdl/simulation/verilog/
NAND_flash_verilog_vhdl/simulation/verilog/rtl_verilog.do
NAND_flash_verilog_vhdl/simulation/verilog/timing_verilog.do
NAND_flash_verilog_vhdl/simulation/vhdl/
NAND_flash_verilog_vhdl/simulation/vhdl/rtl_vhdl.do
NAND_flash_verilog_vhdl/simulation/vhdl/timing_vhdl.do
NAND_flash_verilog_vhdl/source/
NAND_flash_verilog_vhdl/source/verilog/
NAND_flash_verilog_vhdl/source/verilog/ACounter.v
NAND_flash_verilog_vhdl/source/verilog/ErrLoc.v
NAND_flash_verilog_vhdl/source/verilog/H_gen.v
NAND_flash_verilog_vhdl/source/verilog/ipexpress/
NAND_flash_verilog_vhdl/source/verilog/ipexpress/xo/
NAND_flash_verilog_vhdl/source/verilog/ipexpress/xo2/
NAND_flash_verilog_vhdl/source/verilog/ipexpress/xo2/ebr_buffer.lpc
NAND_flash_verilog_vhdl/source/verilog/ipexpress/xo2/ebr_buffer.v
NAND_flash_verilog_vhdl/source/verilog/ipexpress/xo/ebr_buffer.lpc
NAND_flash_verilog_vhdl/source/verilog/ipexpress/xo/ebr_buffer.v
NAND_flash_verilog_vhdl/source/verilog/ipexpress/xp2/
NAND_flash_verilog_vhdl/source/verilog/ipexpress/xp2/ebr_buffer.lpc
NAND_flash_verilog_vhdl/source/verilog/ipexpress/xp2/ebr_buffer.v
NAND_flash_verilog_vhdl/source/verilog/MFSM.v
NAND_flash_verilog_vhdl/source/verilog/nfcm_top.v
NAND_flash_verilog_vhdl/source/verilog/nfcm_top.vhd
NAND_flash_verilog_vhdl/source/verilog/TFSM.v
NAND_flash_verilog_vhdl/source/vhdl/
NAND_flash_verilog_vhdl/source/vhdl/ACounter.vhd
NAND_flash_verilog_vhdl/source/vhdl/ErrLoc.vhd
NAND_flash_verilog_vhdl/source/vhdl/H_gen.vhd
NAND_flash_verilog_vhdl/source/vhdl/ipexpress/
NAND_flash_verilog_vhdl/source/vhdl/ipexpress/xo/
NAND_flash_verilog_vhdl/source/vhdl/ipexpress/xo2/
NAND_flash_verilog_vhdl/source/vhdl/ipexpress/xo2/ebr_buffer.lpc
NAND_flash_verilog_vhdl/source/vhdl/ipexpress/xo2/ebr_buffer.vhd
NAND_flash_verilog_vhdl/source/vhdl/ipexpress/xo/ebr_buffer.lpc
NAND_flash_verilog_vhdl/source/vhdl/ipexpress/xo/ebr_buffer.vhd
NAND_flash_verilog_vhdl/source/vhdl/ipexpress/xp2/
NAND_flash_verilog_vhdl/source/vhdl/ipexpress/xp2/ebr_buffer.lpc
NAND_flash_verilog_vhdl/source/vhdl/ipexpress/xp2/ebr_buffer.vhd
NAND_flash_verilog_vhdl/source/vhdl/MFSM.vhd
NAND_flash_verilog_vhdl/source/vhdl/nfcm_top.vhd
NAND_flash_verilog_vhdl/source/vhdl/TFSM.vhd
NAND_flash_verilog_vhdl/testbench/
NAND_flash_verilog_vhdl/testbench/verilog/
NAND_flash_verilog_vhdl/testbench/verilog/flash_interface.v
NAND_flash_verilog_vhdl/testbench/verilog/nfcm_tb.v
NAND_flash_verilog_vhdl/testbench/vhdl/
NAND_flash_verilog_vhdl/testbench/vhdl/flash_interface.vhd
NAND_flash_verilog_vhdl/testbench/vhdl/nfcm_tb.vhd
RD1055/
RD1055/doc/
RD1055/doc/rd1055.pdf
RD1055/doc/rd1055_readme.txt
RD1055/project/
RD1055/project/nand_flash_cntl.lpf
RD1055/project/nfcm_tb_vhd.udo_example
RD1055/simulation/
RD1055/simulation/verilog/
RD1055/simulation/verilog/rtl_verilog.do
RD1055/simulation/verilog/timing_verilog.do
RD1055/simulation/vhdl/
RD1055/simulation/vhdl/rtl_vhdl.do
RD1055/simulation/vhdl/timing_vhdl.do
RD1055/source/
RD1055/source/verilog/
RD1055/source/verilog/ACounter.v
RD1055/source/verilog/ErrLoc.v
RD1055/source/verilog/H_gen.v
RD1055/source/verilog/ipexpress/
RD1055/source/verilog/ipexpress/xo/
RD1055/source/verilog/ipexpress/xo2/
RD1055/source/verilog/ipexpress/xo2/ebr_buffer.lpc
RD1055/source/verilog/ipexpress/xo2/ebr_buffer.v
RD1055/source/verilog/ipexpress/xo/ebr_buffer.lpc
RD1055/source/verilog/ipexpress/xo/ebr_buffer.v
RD1055/source/verilog/ipexpress/xp2/
RD1055/source/verilog/ipexpress/xp2/ebr_buffer.lpc
RD1055/source/verilog/ipexpress/xp2/ebr_buffer.v
RD1055/source/verilog/MFSM.v
RD1055/source/verilog/nfcm_top.v
RD1055/source/verilog/nfcm_top.vhd
RD1055/source/verilog/TFSM.v
RD1055/source/vhdl/
RD1055/source/vhdl/ACounter.vhd
RD1055/source/vhdl/ErrLoc.vhd
RD1055/source/vhdl/H_gen.vhd
RD1055/source/vhdl/ipexpress/
RD1055/source/vhdl/ipexpress/xo/
RD1055/source/vhdl/ipexpress/xo2/
RD1055/source/vhdl/ipexpress/xo2/ebr_buffer.lpc
RD1055/source/vhdl/ipexpress/xo2/ebr_buffer.vhd
RD1055/source/vhdl/ipexpress/xo/ebr_buffer.lpc
RD1055/source/vhdl/ipexpress/xo/ebr_buffer.vhd
RD1055/source/vhdl/ipexpress/xp2/
RD1055/source/vhdl/ipexpress/xp2/ebr_buffer.lpc
RD1055/source/vhdl/ipexpress/xp2/ebr_buffer.vhd
RD1055/source/vhdl/MFSM.vhd
RD1055/source/vhdl/nfcm_top.vhd
RD1055/source/vhdl/TFSM.vhd
RD1055/testbench/
RD1055/testbench/verilog/
RD1055/testbench/verilog/flash_interface.v
RD1055/testbench/verilog/nfcm_tb.v
RD1055/testbench/vhdl/
RD1055/testbench/vhdl/flash_interface.vhd
RD1055/testbench/vhdl/nfcm_tb.vhd
本网站为编程资源及源代码搜集、介绍的搜索网站,版权归原作者所有! 粤ICP备11031372号
1999-2046 搜珍网 All Rights Reserved.