S6_VGA_change/Src/ColorBar.bdf
S6_VGA_change/Src/ColorBar.bsf
S6_VGA_change/Src/vga_vl.v
S6_VGA_change/Proj/cmp_state.ini
S6_VGA_change/Proj/ColorBar.asm.rpt
S6_VGA_change/Proj/ColorBar.cdf
S6_VGA_change/Proj/ColorBar.done
S6_VGA_change/Proj/ColorBar.eda.rpt
S6_VGA_change/Proj/ColorBar.fit.eqn
S6_VGA_change/Proj/ColorBar.fit.rpt
S6_VGA_change/Proj/ColorBar.fit.summary
S6_VGA_change/Proj/ColorBar.flow.rpt
S6_VGA_change/Proj/ColorBar.map.eqn
S6_VGA_change/Proj/ColorBar.map.rpt
S6_VGA_change/Proj/ColorBar.map.summary
S6_VGA_change/Proj/ColorBar.mif
S6_VGA_change/Proj/ColorBar.pin
S6_VGA_change/Proj/ColorBar.pof
S6_VGA_change/Proj/ColorBar.qpf
S6_VGA_change/Proj/ColorBar.qsf
S6_VGA_change/Proj/ColorBar.qws
S6_VGA_change/Proj/ColorBar.sof
S6_VGA_change/Proj/ColorBar.tan.rpt
S6_VGA_change/Proj/ColorBar.tan.summary
S6_VGA_change/Proj/ColorBar_assignment_defaults.qdf
S6_VGA_change/Proj/rom.bsf
S6_VGA_change/Proj/rom.v
S6_VGA_change/Proj/rom_8.bsf
S6_VGA_change/Proj/rom_8.v
S6_VGA_change/Proj/rom_8_bb.v
S6_VGA_change/Proj/rom_bb.v
S6_VGA_change/Proj/stp1.stp
S6_VGA_change/Proj/VGA_PLL.bsf
S6_VGA_change/Proj/VGA_PLL.v
S6_VGA_change/Proj/VGA_PLL_bb.v
S6_VGA_change/Proj/vga_vl.bsf
S6_VGA_change/Proj/simulation/modelsim/ColorBar.vo
S6_VGA_change/Proj/simulation/modelsim/ColorBar_modelsim.xrf
S6_VGA_change/Proj/simulation/modelsim/ColorBar_v.sdo
S6_VGA_change/Proj/simulation/modelsim/cyclone_atoms.v
S6_VGA_change/Proj/simulation/modelsim/vga_test.cr.mti
S6_VGA_change/Proj/simulation/modelsim/vga_test.mpf
S6_VGA_change/Proj/simulation/modelsim/vga_test.v
S6_VGA_change/Proj/simulation/modelsim/vga_vl.v
S6_VGA_change/Proj/simulation/modelsim/vsim.wlf
S6_VGA_change/Proj/simulation/modelsim/wave.do
S6_VGA_change/Proj/simulation/modelsim/work/_info
S6_VGA_change/Proj/simulation/modelsim/work/vga_vl/verilog.asm
S6_VGA_change/Proj/simulation/modelsim/work/vga_vl/_primary.dat
S6_VGA_change/Proj/simulation/modelsim/work/vga_vl/_primary.vhd
S6_VGA_change/Proj/simulation/modelsim/work/vga_test/verilog.asm
S6_VGA_change/Proj/simulation/modelsim/work/vga_test/_primary.dat
S6_VGA_change/Proj/simulation/modelsim/work/vga_test/_primary.vhd
S6_VGA_change/Proj/simulation/modelsim/work/cyclone_scale_cntr/verilog.asm
S6_VGA_change/Proj/simulation/modelsim/work/cyclone_scale_cntr/_primary.dat
S6_VGA_change/Proj/simulation/modelsim/work/cyclone_scale_cntr/_primary.vhd
S6_VGA_change/Proj/simulation/modelsim/work/cyclone_routing_wire/verilog.asm
S6_VGA_change/Proj/simulation/modelsim/work/cyclone_routing_wire/_primary.dat
S6_VGA_change/Proj/simulation/modelsim/work/cyclone_routing_wire/_primary.vhd
S6_VGA_change/Proj/simulation/modelsim/work/cyclone_ram_register/verilog.asm
S6_VGA_change/Proj/simulation/modelsim/work/cyclone_ram_register/_primary.dat
S6_VGA_change/Proj/simulation/modelsim/work/cyclone_ram_register/_primary.vhd
S6_VGA_change/Proj/simulation/modelsim/work/cyclone_ram_pulse_generator/verilog.asm
S6_VGA_change/Proj/simulation/modelsim/work/cyclone_ram_pulse_generator/_primary.dat
S6_VGA_change/Proj/simulation/modelsim/work/cyclone_ram_pulse_generator/_primary.vhd
S6_VGA_change/Proj/simulation/modelsim/work/cyclone_ram_block/verilog.asm
S6_VGA_change/Proj/simulation/modelsim/work/cyclone_ram_block/_primary.dat
S6_VGA_change/Proj/simulation/modelsim/work/cyclone_ram_block/_primary.vhd
S6_VGA_change/Proj/simulation/modelsim/work/cyclone_pll_reg/verilog.asm
S6_VGA_change/Proj/simulation/modelsim/work/cyclone_pll_reg/_primary.dat
S6_VGA_change/Proj/simulation/modelsim/work/cyclone_pll_reg/_primary.vhd
S6_VGA_change/Proj/simulation/modelsim/work/cyclone_pll/verilog.asm
S6_VGA_change/Proj/simulation/modelsim/work/cyclone_pll/_primary.dat
S6_VGA_change/Proj/simulation/modelsim/work/cyclone_pll/_primary.vhd
S6_VGA_change/Proj/simulation/modelsim/work/cyclone_n_cntr/verilog.asm
S6_VGA_change/Proj/simulation/modelsim/work/cyclone_n_cntr/_primary.dat
S6_VGA_change/Proj/simulation/modelsim/work/cyclone_n_cntr/_primary.vhd
S6_VGA_change/Proj/simulation/modelsim/work/cyclone_nmux21/verilog.asm
S6_VGA_change/Proj/simulation/modelsim/work/cyclone_nmux21/_primary.dat
S6_VGA_change/Proj/simulation/modelsim/work/cyclone_nmux21/_primary.vhd
S6_VGA_change/Proj/simulation/modelsim/work/cyclone_m_cntr/verilog.asm
S6_VGA_change/Proj/simulation/modelsim/work/cyclone_m_cntr/_primary.dat
S6_VGA_change/Proj/simulation/modelsim/work/cyclone_m_cntr/_primary.vhd
S6_VGA_change/Proj/simulation/modelsim/work/cyclone_mux41/verilog.asm
S6_VGA_change/Proj/simulation/modelsim/work/cyclone_mux41/_primary.dat
S6_VGA_change/Proj/simulation/modelsim/work/cyclone_mux41/_primary.vhd
S6_VGA_change/Proj/simulation/modelsim/work/cyclone_mux21/verilog.asm
S6_VGA_change/Proj/simulation/modelsim/work/cyclone_mux21/_primary.dat
S6_VGA_change/Proj/simulation/modelsim/work/cyclone_mux21/_primary.vhd
S6_VGA_change/Proj/simulation/modelsim/work/cyclone_lcell_register/verilog.asm
S6_VGA_change/Proj/simulation/modelsim/work/cyclone_lcell_register/_primary.dat
S6_VGA_change/Proj/simulation/modelsim/work/cyclone_lcell_register/_primary.vhd
S6_VGA_change/Proj/simulation/modelsim/work/cyclone_lcell/verilog.asm