文件名称:interleave
-
所属分类:
- 标签属性:
- 上传时间:2014-04-23
-
文件大小:142kb
-
已下载:0次
-
提 供 者:
-
相关连接:无下载说明:别用迅雷下载,失败请重下,重下不扣分!
介绍说明--下载内容来自于网络,使用问题请自行百度
OFDM编码技术中,交织模块的编码,包括一阶交织和二阶交织,包括了测试代码,可调节位宽-OFDM interleave send
(系统自动生成,下载前可以参看下载内容)
下载文件列表
interleave/
interleave/vsim.wlf
interleave/modelsim.ini
interleave/intleave_out.txt
interleave/transcript
interleave/rom1.txt
interleave/Makefile1
interleave/src_interleave_1_tb.v
interleave/Makefile
interleave/input.txt
interleave/interleave.v
interleave/work/
interleave/work/_vmake
interleave/work/_info
interleave/interleave_2/
interleave/interleave_2/interleave_2_64qam.v
interleave/interleave_2/interleave_2_16qam.v
interleave/interleave_2/interleave_2.v
interleave/interleave_1/
interleave/interleave_1/interleave_1.v
interleave/interleave_1/ram.v
interleave/interleave_1/ram_6.v
interleave/interleave_1/ram_2x6.v
interleave/interleave_1/PulseSync.v
interleave/interleave_1/pingpong_ram_interleave.v
interleave/interleave_1/InterleaveReadCtrl.v
interleave/work/src_interleave_1_tb/
interleave/work/src_interleave_1_tb/_primary.vhd
interleave/work/src_interleave_1_tb/verilog.rw
interleave/work/src_interleave_1_tb/verilog.asm
interleave/work/src_interleave_1_tb/_primary.dbs
interleave/work/src_interleave_1_tb/_primary.dat
interleave/work/interleave/
interleave/work/interleave/verilog.rw
interleave/work/interleave/verilog.asm
interleave/work/interleave/_primary.vhd
interleave/work/interleave/_primary.dbs
interleave/work/interleave/_primary.dat
interleave/work/interleave_2/
interleave/work/interleave_2/verilog.rw
interleave/work/interleave_2/verilog.asm
interleave/work/interleave_2/_primary.vhd
interleave/work/interleave_2/_primary.dbs
interleave/work/interleave_2/_primary.dat
interleave/work/interleave_2_64qam/
interleave/work/interleave_2_64qam/verilog.rw
interleave/work/interleave_2_64qam/verilog.asm
interleave/work/interleave_2_64qam/_primary.vhd
interleave/work/interleave_2_64qam/_primary.dbs
interleave/work/interleave_2_64qam/_primary.dat
interleave/work/interleave_2_16qam/
interleave/work/interleave_2_16qam/verilog.rw
interleave/work/interleave_2_16qam/verilog.asm
interleave/work/interleave_2_16qam/_primary.vhd
interleave/work/interleave_2_16qam/_primary.dbs
interleave/work/interleave_2_16qam/_primary.dat
interleave/work/interleave_1/
interleave/work/interleave_1/verilog.rw
interleave/work/interleave_1/verilog.asm
interleave/work/interleave_1/_primary.vhd
interleave/work/interleave_1/_primary.dbs
interleave/work/interleave_1/_primary.dat
interleave/work/pingpong_ram_interleave/
interleave/work/pingpong_ram_interleave/verilog.rw
interleave/work/pingpong_ram_interleave/verilog.asm
interleave/work/pingpong_ram_interleave/_primary.vhd
interleave/work/pingpong_ram_interleave/_primary.dbs
interleave/work/pingpong_ram_interleave/_primary.dat
interleave/work/ram_2x6/
interleave/work/ram_2x6/verilog.rw
interleave/work/ram_2x6/verilog.asm
interleave/work/ram_2x6/_primary.vhd
interleave/work/ram_2x6/_primary.dbs
interleave/work/ram_2x6/_primary.dat
interleave/work/ram_6/
interleave/work/ram_6/verilog.rw
interleave/work/ram_6/verilog.asm
interleave/work/ram_6/_primary.vhd
interleave/work/ram_6/_primary.dbs
interleave/work/ram_6/_primary.dat
interleave/work/ram/
interleave/work/ram/_primary.dbs
interleave/work/ram/_primary.dat
interleave/work/ram/verilog.rw
interleave/work/ram/verilog.asm
interleave/work/ram/_primary.vhd
interleave/work/_temp/
interleave/vsim.wlf
interleave/modelsim.ini
interleave/intleave_out.txt
interleave/transcript
interleave/rom1.txt
interleave/Makefile1
interleave/src_interleave_1_tb.v
interleave/Makefile
interleave/input.txt
interleave/interleave.v
interleave/work/
interleave/work/_vmake
interleave/work/_info
interleave/interleave_2/
interleave/interleave_2/interleave_2_64qam.v
interleave/interleave_2/interleave_2_16qam.v
interleave/interleave_2/interleave_2.v
interleave/interleave_1/
interleave/interleave_1/interleave_1.v
interleave/interleave_1/ram.v
interleave/interleave_1/ram_6.v
interleave/interleave_1/ram_2x6.v
interleave/interleave_1/PulseSync.v
interleave/interleave_1/pingpong_ram_interleave.v
interleave/interleave_1/InterleaveReadCtrl.v
interleave/work/src_interleave_1_tb/
interleave/work/src_interleave_1_tb/_primary.vhd
interleave/work/src_interleave_1_tb/verilog.rw
interleave/work/src_interleave_1_tb/verilog.asm
interleave/work/src_interleave_1_tb/_primary.dbs
interleave/work/src_interleave_1_tb/_primary.dat
interleave/work/interleave/
interleave/work/interleave/verilog.rw
interleave/work/interleave/verilog.asm
interleave/work/interleave/_primary.vhd
interleave/work/interleave/_primary.dbs
interleave/work/interleave/_primary.dat
interleave/work/interleave_2/
interleave/work/interleave_2/verilog.rw
interleave/work/interleave_2/verilog.asm
interleave/work/interleave_2/_primary.vhd
interleave/work/interleave_2/_primary.dbs
interleave/work/interleave_2/_primary.dat
interleave/work/interleave_2_64qam/
interleave/work/interleave_2_64qam/verilog.rw
interleave/work/interleave_2_64qam/verilog.asm
interleave/work/interleave_2_64qam/_primary.vhd
interleave/work/interleave_2_64qam/_primary.dbs
interleave/work/interleave_2_64qam/_primary.dat
interleave/work/interleave_2_16qam/
interleave/work/interleave_2_16qam/verilog.rw
interleave/work/interleave_2_16qam/verilog.asm
interleave/work/interleave_2_16qam/_primary.vhd
interleave/work/interleave_2_16qam/_primary.dbs
interleave/work/interleave_2_16qam/_primary.dat
interleave/work/interleave_1/
interleave/work/interleave_1/verilog.rw
interleave/work/interleave_1/verilog.asm
interleave/work/interleave_1/_primary.vhd
interleave/work/interleave_1/_primary.dbs
interleave/work/interleave_1/_primary.dat
interleave/work/pingpong_ram_interleave/
interleave/work/pingpong_ram_interleave/verilog.rw
interleave/work/pingpong_ram_interleave/verilog.asm
interleave/work/pingpong_ram_interleave/_primary.vhd
interleave/work/pingpong_ram_interleave/_primary.dbs
interleave/work/pingpong_ram_interleave/_primary.dat
interleave/work/ram_2x6/
interleave/work/ram_2x6/verilog.rw
interleave/work/ram_2x6/verilog.asm
interleave/work/ram_2x6/_primary.vhd
interleave/work/ram_2x6/_primary.dbs
interleave/work/ram_2x6/_primary.dat
interleave/work/ram_6/
interleave/work/ram_6/verilog.rw
interleave/work/ram_6/verilog.asm
interleave/work/ram_6/_primary.vhd
interleave/work/ram_6/_primary.dbs
interleave/work/ram_6/_primary.dat
interleave/work/ram/
interleave/work/ram/_primary.dbs
interleave/work/ram/_primary.dat
interleave/work/ram/verilog.rw
interleave/work/ram/verilog.asm
interleave/work/ram/_primary.vhd
interleave/work/_temp/
本网站为编程资源及源代码搜集、介绍的搜索网站,版权归原作者所有! 粤ICP备11031372号
1999-2046 搜珍网 All Rights Reserved.