文件名称:ata.tar
-
所属分类:
- 标签属性:
- 上传时间:2014-04-24
-
文件大小:815.95kb
-
已下载:0次
-
提 供 者:
-
相关连接:无下载说明:别用迅雷下载,失败请重下,重下不扣分!
介绍说明--下载内容来自于网络,使用问题请自行百度
ATA Inteface Verilog Design
(系统自动生成,下载前可以参看下载内容)
下载文件列表
ata/
ata/syn/
ata/syn/log/
ata/syn/log/CVS/
ata/syn/log/CVS/Repository
ata/syn/log/CVS/Entries
ata/syn/log/CVS/Root
ata/syn/out/
ata/syn/out/CVS/
ata/syn/out/CVS/Repository
ata/syn/out/CVS/Entries
ata/syn/out/CVS/Root
ata/syn/bin/
ata/syn/bin/lib_spec.dc
ata/syn/bin/design_spec.dc
ata/syn/bin/comp.dc
ata/syn/bin/read.dc
ata/syn/bin/CVS/
ata/syn/bin/CVS/Repository
ata/syn/bin/CVS/Entries
ata/syn/bin/CVS/Root
ata/syn/CVS/
ata/syn/CVS/Repository
ata/syn/CVS/Entries
ata/syn/CVS/Root
ata/syn/run/
ata/syn/run/CVS/
ata/syn/run/CVS/Repository
ata/syn/run/CVS/Entries
ata/syn/run/CVS/Root
ata/documentation/
ata/documentation/CVS/
ata/documentation/CVS/Repository
ata/documentation/CVS/Entries
ata/documentation/CVS/Root
ata/sim/
ata/sim/gate_sim/
ata/sim/gate_sim/bin/
ata/sim/gate_sim/bin/CVS/
ata/sim/gate_sim/bin/CVS/Repository
ata/sim/gate_sim/bin/CVS/Entries
ata/sim/gate_sim/bin/CVS/Root
ata/sim/gate_sim/CVS/
ata/sim/gate_sim/CVS/Repository
ata/sim/gate_sim/CVS/Entries
ata/sim/gate_sim/CVS/Root
ata/sim/gate_sim/run/
ata/sim/gate_sim/run/CVS/
ata/sim/gate_sim/run/CVS/Repository
ata/sim/gate_sim/run/CVS/Entries
ata/sim/gate_sim/run/CVS/Root
ata/sim/rtl_sim/
ata/sim/rtl_sim/bin/
ata/sim/rtl_sim/bin/Makefile
ata/sim/rtl_sim/bin/CVS/
ata/sim/rtl_sim/bin/CVS/Repository
ata/sim/rtl_sim/bin/CVS/Entries
ata/sim/rtl_sim/bin/CVS/Root
ata/sim/rtl_sim/CVS/
ata/sim/rtl_sim/CVS/Repository
ata/sim/rtl_sim/CVS/Entries
ata/sim/rtl_sim/CVS/Root
ata/sim/rtl_sim/run/
ata/sim/rtl_sim/run/CVS/
ata/sim/rtl_sim/run/CVS/Repository
ata/sim/rtl_sim/run/CVS/Entries
ata/sim/rtl_sim/run/CVS/Root
ata/sim/CVS/
ata/sim/CVS/Repository
ata/sim/CVS/Entries
ata/sim/CVS/Root
ata/verilog/
ata/verilog/ocidec-1/
ata/verilog/ocidec-1/CVS/
ata/verilog/ocidec-1/CVS/Repository
ata/verilog/ocidec-1/CVS/Entries
ata/verilog/ocidec-1/CVS/Root
ata/verilog/CVS/
ata/verilog/CVS/Repository
ata/verilog/CVS/Entries
ata/verilog/CVS/Root
ata/rtl/
ata/rtl/verilog/
ata/rtl/verilog/ocidec-2/
ata/rtl/verilog/ocidec-2/atahost_top.v
ata/rtl/verilog/ocidec-2/atahost_controller.v
ata/rtl/verilog/ocidec-2/revision_history.txt
ata/rtl/verilog/ocidec-2/ud_cnt.v
ata/rtl/verilog/ocidec-2/ro_cnt.v
ata/rtl/verilog/ocidec-2/atahost_wb_slave.v
ata/rtl/verilog/ocidec-2/CVS/
ata/rtl/verilog/ocidec-2/CVS/Repository
ata/rtl/verilog/ocidec-2/CVS/Entries
ata/rtl/verilog/ocidec-2/CVS/Root
ata/rtl/verilog/ocidec-2/atahost_pio_actrl.v
ata/rtl/verilog/ocidec-2/timescale.v
ata/rtl/verilog/ocidec-2/atahost_pio_tctrl.v
ata/rtl/verilog/ocidec-1/
ata/rtl/verilog/ocidec-1/atahost_top.v
ata/rtl/verilog/ocidec-1/atahost_controller.v
ata/rtl/verilog/ocidec-1/revision_history.txt
ata/rtl/verilog/ocidec-1/ud_cnt.v
ata/rtl/verilog/ocidec-1/ro_cnt.v
ata/rtl/verilog/ocidec-1/atahost_wb_slave.v
ata/rtl/verilog/ocidec-1/CVS/
ata/rtl/verilog/ocidec-1/CVS/Repository
ata/rtl/verilog/ocidec-1/CVS/Entries
ata/rtl/verilog/ocidec-1/CVS/Root
ata/rtl/verilog/ocidec-1/timescale.v
ata/rtl/verilog/ocidec-1/atahost_pio_tctrl.v
ata/rtl/verilog/CVS/
ata/rtl/verilog/CVS/Repository
ata/rtl/verilog/CVS/Entries
ata/rtl/verilog/CVS/Root
ata/rtl/CVS/
ata/rtl/CVS/Repository
ata/rtl/CVS/Entries
ata/rtl/CVS/Root
ata/rtl/vhdl/
ata/rtl/vhdl/ocidec3/
ata/rtl/vhdl/ocidec3/atahost_dma_tctrl.vhd
ata/rtl/vhdl/ocidec3/atahost_reg_buf.vhd
ata/rtl/vhdl/ocidec3/atahost_fifo.vhd
ata/rtl/vhdl/ocidec3/atahost_dma_actrl.vhd
ata/rtl/vhdl/ocidec3/atahost_lfsr.vhd
ata/rtl/vhdl/ocidec3/atahost_pio_controller.vhd
ata/rtl/vhdl/ocidec3/ud_cnt.vhd
ata/rtl/vhdl/ocidec3/revision_history.txt
ata/rtl/vhdl/ocidec3/atahost_pio_actrl.vhd
ata/rtl/vhdl/ocidec3/atahost_controller.vhd
ata/rtl/vhdl/ocidec3/atahost_pio_tctrl.vhd
ata/rtl/vhdl/ocidec3/ro_cnt.vhd
ata/rtl/vhdl/ocidec3/atahost_wb_slave.vhd
ata/rtl/vhdl/ocidec3/CVS/
ata/rtl/vhdl/ocidec3/CVS/Repository
ata/rtl/vhdl/ocidec3/CVS/Entries
ata/rtl/vhdl/ocidec3/CVS/Root
ata/rtl/vhdl/ocidec3/atahost_top.vhd
ata/rtl/vhdl/ocidec2/
ata/rtl/vhdl/ocidec2/ud_cnt.vhd
ata/rtl/vhdl/ocidec2/revision_history.txt
ata/rtl/vhdl/ocidec2/atahost_pio_actrl.vhd
ata/rtl/vhdl/ocidec2/atahost_controller.vhd
ata/rtl/vhdl/ocidec2/atahost_pio_tctrl.vhd
ata/rtl/vhdl/ocidec2/ro_cnt.vhd
ata/rtl/vhdl/ocidec2/atahost_wb_slave.vhd
ata/rtl/vhdl/ocidec2/CVS/
ata/rtl/vhdl/ocidec2/CVS/Repository
ata/rtl/vhdl/ocidec2/CVS/Entries
ata/rtl/vhdl/ocidec2/CVS/Root
ata/rtl/vhdl/ocidec2/atahost_top.vhd
ata/rtl/vhdl/CVS/
ata/rtl/vhdl/CVS/Repository
ata/rtl/vhdl/CVS/Entries
ata/rtl/vhdl/CVS/Root
ata/rtl/vhdl/ocidec1/
ata/rtl/vhdl/ocidec1/ud_cnt.vhd
ata/rtl/vhdl/ocidec1/revision_history.txt
ata/rtl/vhdl/ocidec1/atahost_controller.vhd
ata/rtl/vhdl/ocidec1/atahost_pio_tctrl.vhd
ata/rtl/vhdl/ocidec1/ro_cnt.vhd
ata/rtl/vhdl/ocidec1/atahost_wb_slave.vhd
ata/rtl/vhdl/ocidec1/CVS/
ata/rtl/vhdl/ocidec1/CVS/Repository
ata/rtl/vhdl/ocidec1/CVS/Entries
ata/rtl/vhdl/ocidec1/CVS/Root
ata/rtl/vhdl/ocidec1/atahost_top.vhd
ata/doc/
ata/doc/preliminary_ata_core.pdf
ata/doc/src/
ata/doc/src/ata_core.doc
ata/doc/src/CVS/
ata/doc/src/CVS/Repository
ata/doc/src/CVS/Entries
ata/doc/src/CVS/Root
ata/doc/CVS/
ata/doc/CVS/Repository
ata/doc/CVS/Entries
ata/doc/CVS/Root
ata/CVS/
ata/CVS/Repository
ata/CVS/Ent
ata/syn/
ata/syn/log/
ata/syn/log/CVS/
ata/syn/log/CVS/Repository
ata/syn/log/CVS/Entries
ata/syn/log/CVS/Root
ata/syn/out/
ata/syn/out/CVS/
ata/syn/out/CVS/Repository
ata/syn/out/CVS/Entries
ata/syn/out/CVS/Root
ata/syn/bin/
ata/syn/bin/lib_spec.dc
ata/syn/bin/design_spec.dc
ata/syn/bin/comp.dc
ata/syn/bin/read.dc
ata/syn/bin/CVS/
ata/syn/bin/CVS/Repository
ata/syn/bin/CVS/Entries
ata/syn/bin/CVS/Root
ata/syn/CVS/
ata/syn/CVS/Repository
ata/syn/CVS/Entries
ata/syn/CVS/Root
ata/syn/run/
ata/syn/run/CVS/
ata/syn/run/CVS/Repository
ata/syn/run/CVS/Entries
ata/syn/run/CVS/Root
ata/documentation/
ata/documentation/CVS/
ata/documentation/CVS/Repository
ata/documentation/CVS/Entries
ata/documentation/CVS/Root
ata/sim/
ata/sim/gate_sim/
ata/sim/gate_sim/bin/
ata/sim/gate_sim/bin/CVS/
ata/sim/gate_sim/bin/CVS/Repository
ata/sim/gate_sim/bin/CVS/Entries
ata/sim/gate_sim/bin/CVS/Root
ata/sim/gate_sim/CVS/
ata/sim/gate_sim/CVS/Repository
ata/sim/gate_sim/CVS/Entries
ata/sim/gate_sim/CVS/Root
ata/sim/gate_sim/run/
ata/sim/gate_sim/run/CVS/
ata/sim/gate_sim/run/CVS/Repository
ata/sim/gate_sim/run/CVS/Entries
ata/sim/gate_sim/run/CVS/Root
ata/sim/rtl_sim/
ata/sim/rtl_sim/bin/
ata/sim/rtl_sim/bin/Makefile
ata/sim/rtl_sim/bin/CVS/
ata/sim/rtl_sim/bin/CVS/Repository
ata/sim/rtl_sim/bin/CVS/Entries
ata/sim/rtl_sim/bin/CVS/Root
ata/sim/rtl_sim/CVS/
ata/sim/rtl_sim/CVS/Repository
ata/sim/rtl_sim/CVS/Entries
ata/sim/rtl_sim/CVS/Root
ata/sim/rtl_sim/run/
ata/sim/rtl_sim/run/CVS/
ata/sim/rtl_sim/run/CVS/Repository
ata/sim/rtl_sim/run/CVS/Entries
ata/sim/rtl_sim/run/CVS/Root
ata/sim/CVS/
ata/sim/CVS/Repository
ata/sim/CVS/Entries
ata/sim/CVS/Root
ata/verilog/
ata/verilog/ocidec-1/
ata/verilog/ocidec-1/CVS/
ata/verilog/ocidec-1/CVS/Repository
ata/verilog/ocidec-1/CVS/Entries
ata/verilog/ocidec-1/CVS/Root
ata/verilog/CVS/
ata/verilog/CVS/Repository
ata/verilog/CVS/Entries
ata/verilog/CVS/Root
ata/rtl/
ata/rtl/verilog/
ata/rtl/verilog/ocidec-2/
ata/rtl/verilog/ocidec-2/atahost_top.v
ata/rtl/verilog/ocidec-2/atahost_controller.v
ata/rtl/verilog/ocidec-2/revision_history.txt
ata/rtl/verilog/ocidec-2/ud_cnt.v
ata/rtl/verilog/ocidec-2/ro_cnt.v
ata/rtl/verilog/ocidec-2/atahost_wb_slave.v
ata/rtl/verilog/ocidec-2/CVS/
ata/rtl/verilog/ocidec-2/CVS/Repository
ata/rtl/verilog/ocidec-2/CVS/Entries
ata/rtl/verilog/ocidec-2/CVS/Root
ata/rtl/verilog/ocidec-2/atahost_pio_actrl.v
ata/rtl/verilog/ocidec-2/timescale.v
ata/rtl/verilog/ocidec-2/atahost_pio_tctrl.v
ata/rtl/verilog/ocidec-1/
ata/rtl/verilog/ocidec-1/atahost_top.v
ata/rtl/verilog/ocidec-1/atahost_controller.v
ata/rtl/verilog/ocidec-1/revision_history.txt
ata/rtl/verilog/ocidec-1/ud_cnt.v
ata/rtl/verilog/ocidec-1/ro_cnt.v
ata/rtl/verilog/ocidec-1/atahost_wb_slave.v
ata/rtl/verilog/ocidec-1/CVS/
ata/rtl/verilog/ocidec-1/CVS/Repository
ata/rtl/verilog/ocidec-1/CVS/Entries
ata/rtl/verilog/ocidec-1/CVS/Root
ata/rtl/verilog/ocidec-1/timescale.v
ata/rtl/verilog/ocidec-1/atahost_pio_tctrl.v
ata/rtl/verilog/CVS/
ata/rtl/verilog/CVS/Repository
ata/rtl/verilog/CVS/Entries
ata/rtl/verilog/CVS/Root
ata/rtl/CVS/
ata/rtl/CVS/Repository
ata/rtl/CVS/Entries
ata/rtl/CVS/Root
ata/rtl/vhdl/
ata/rtl/vhdl/ocidec3/
ata/rtl/vhdl/ocidec3/atahost_dma_tctrl.vhd
ata/rtl/vhdl/ocidec3/atahost_reg_buf.vhd
ata/rtl/vhdl/ocidec3/atahost_fifo.vhd
ata/rtl/vhdl/ocidec3/atahost_dma_actrl.vhd
ata/rtl/vhdl/ocidec3/atahost_lfsr.vhd
ata/rtl/vhdl/ocidec3/atahost_pio_controller.vhd
ata/rtl/vhdl/ocidec3/ud_cnt.vhd
ata/rtl/vhdl/ocidec3/revision_history.txt
ata/rtl/vhdl/ocidec3/atahost_pio_actrl.vhd
ata/rtl/vhdl/ocidec3/atahost_controller.vhd
ata/rtl/vhdl/ocidec3/atahost_pio_tctrl.vhd
ata/rtl/vhdl/ocidec3/ro_cnt.vhd
ata/rtl/vhdl/ocidec3/atahost_wb_slave.vhd
ata/rtl/vhdl/ocidec3/CVS/
ata/rtl/vhdl/ocidec3/CVS/Repository
ata/rtl/vhdl/ocidec3/CVS/Entries
ata/rtl/vhdl/ocidec3/CVS/Root
ata/rtl/vhdl/ocidec3/atahost_top.vhd
ata/rtl/vhdl/ocidec2/
ata/rtl/vhdl/ocidec2/ud_cnt.vhd
ata/rtl/vhdl/ocidec2/revision_history.txt
ata/rtl/vhdl/ocidec2/atahost_pio_actrl.vhd
ata/rtl/vhdl/ocidec2/atahost_controller.vhd
ata/rtl/vhdl/ocidec2/atahost_pio_tctrl.vhd
ata/rtl/vhdl/ocidec2/ro_cnt.vhd
ata/rtl/vhdl/ocidec2/atahost_wb_slave.vhd
ata/rtl/vhdl/ocidec2/CVS/
ata/rtl/vhdl/ocidec2/CVS/Repository
ata/rtl/vhdl/ocidec2/CVS/Entries
ata/rtl/vhdl/ocidec2/CVS/Root
ata/rtl/vhdl/ocidec2/atahost_top.vhd
ata/rtl/vhdl/CVS/
ata/rtl/vhdl/CVS/Repository
ata/rtl/vhdl/CVS/Entries
ata/rtl/vhdl/CVS/Root
ata/rtl/vhdl/ocidec1/
ata/rtl/vhdl/ocidec1/ud_cnt.vhd
ata/rtl/vhdl/ocidec1/revision_history.txt
ata/rtl/vhdl/ocidec1/atahost_controller.vhd
ata/rtl/vhdl/ocidec1/atahost_pio_tctrl.vhd
ata/rtl/vhdl/ocidec1/ro_cnt.vhd
ata/rtl/vhdl/ocidec1/atahost_wb_slave.vhd
ata/rtl/vhdl/ocidec1/CVS/
ata/rtl/vhdl/ocidec1/CVS/Repository
ata/rtl/vhdl/ocidec1/CVS/Entries
ata/rtl/vhdl/ocidec1/CVS/Root
ata/rtl/vhdl/ocidec1/atahost_top.vhd
ata/doc/
ata/doc/preliminary_ata_core.pdf
ata/doc/src/
ata/doc/src/ata_core.doc
ata/doc/src/CVS/
ata/doc/src/CVS/Repository
ata/doc/src/CVS/Entries
ata/doc/src/CVS/Root
ata/doc/CVS/
ata/doc/CVS/Repository
ata/doc/CVS/Entries
ata/doc/CVS/Root
ata/CVS/
ata/CVS/Repository
ata/CVS/Ent
本网站为编程资源及源代码搜集、介绍的搜索网站,版权归原作者所有! 粤ICP备11031372号
1999-2046 搜珍网 All Rights Reserved.