文件名称:lab_A1
-
所属分类:
- 标签属性:
- 上传时间:2014-05-07
-
文件大小:772.97kb
-
已下载:1次
-
提 供 者:
-
相关连接:无下载说明:别用迅雷下载,失败请重下,重下不扣分!
介绍说明--下载内容来自于网络,使用问题请自行百度
常用组合电路模块的设计和应用:两数之差的绝对值电路 模式比较器电路 -Mode comparator circuit absolute value of the difference between the two numbers circuits: the design and application of common combinational circuit module
(系统自动生成,下载前可以参看下载内容)
下载文件列表
lab_A1/design1/ise/abs_dif/.lso
lab_A1/design1/ise/abs_dif/abs_dif.bgn
lab_A1/design1/ise/abs_dif/abs_dif.bit
lab_A1/design1/ise/abs_dif/abs_dif.bld
lab_A1/design1/ise/abs_dif/abs_dif.cel
lab_A1/design1/ise/abs_dif/abs_dif.cmd_log
lab_A1/design1/ise/abs_dif/abs_dif.drc
lab_A1/design1/ise/abs_dif/abs_dif.ipf
lab_A1/design1/ise/abs_dif/abs_dif.ipf_ISE_Backup
lab_A1/design1/ise/abs_dif/abs_dif.ise
lab_A1/design1/ise/abs_dif/abs_dif.ise_ISE_Backup
lab_A1/design1/ise/abs_dif/abs_dif.lfp
lab_A1/design1/ise/abs_dif/abs_dif.lso
lab_A1/design1/ise/abs_dif/abs_dif.ncd
lab_A1/design1/ise/abs_dif/abs_dif.ngc
lab_A1/design1/ise/abs_dif/abs_dif.ngd
lab_A1/design1/ise/abs_dif/abs_dif.ngr
lab_A1/design1/ise/abs_dif/abs_dif.ntrc_log
lab_A1/design1/ise/abs_dif/abs_dif.pad
lab_A1/design1/ise/abs_dif/abs_dif.par
lab_A1/design1/ise/abs_dif/abs_dif.pcf
lab_A1/design1/ise/abs_dif/abs_dif.prj
lab_A1/design1/ise/abs_dif/abs_dif.restore
lab_A1/design1/ise/abs_dif/abs_dif.stx
lab_A1/design1/ise/abs_dif/abs_dif.syr
lab_A1/design1/ise/abs_dif/abs_dif.twr
lab_A1/design1/ise/abs_dif/abs_dif.twx
lab_A1/design1/ise/abs_dif/abs_dif.ucf
lab_A1/design1/ise/abs_dif/abs_dif.unroutes
lab_A1/design1/ise/abs_dif/abs_dif.ut
lab_A1/design1/ise/abs_dif/abs_dif.v
lab_A1/design1/ise/abs_dif/abs_dif.xpi
lab_A1/design1/ise/abs_dif/abs_dif.xst
lab_A1/design1/ise/abs_dif/abs_dif_guide.ncd
lab_A1/design1/ise/abs_dif/abs_dif_map.map
lab_A1/design1/ise/abs_dif/abs_dif_map.mrp
lab_A1/design1/ise/abs_dif/abs_dif_map.ncd
lab_A1/design1/ise/abs_dif/abs_dif_map.ngm
lab_A1/design1/ise/abs_dif/abs_dif_pad.csv
lab_A1/design1/ise/abs_dif/abs_dif_pad.txt
lab_A1/design1/ise/abs_dif/abs_dif_prev_built.ngd
lab_A1/design1/ise/abs_dif/abs_dif_summary.html
lab_A1/design1/ise/abs_dif/abs_dif_summary.xml
lab_A1/design1/ise/abs_dif/abs_dif_tb.udo
lab_A1/design1/ise/abs_dif/abs_dif_tb.v
lab_A1/design1/ise/abs_dif/abs_dif_usage.xml
lab_A1/design1/ise/abs_dif/full_adder.fdo
lab_A1/design1/ise/abs_dif/full_adder.udo
lab_A1/design1/ise/abs_dif/transcript
lab_A1/design1/ise/abs_dif/vsim.wlf
lab_A1/design1/ise/abs_dif/work/abs_dif/verilog.asm
lab_A1/design1/ise/abs_dif/work/abs_dif/_primary.dat
lab_A1/design1/ise/abs_dif/work/abs_dif/_primary.vhd
lab_A1/design1/ise/abs_dif/work/abs_dif_tb/verilog.asm
lab_A1/design1/ise/abs_dif/work/abs_dif_tb/_primary.dat
lab_A1/design1/ise/abs_dif/work/abs_dif_tb/_primary.vhd
lab_A1/design1/ise/abs_dif/work/full_adder/verilog.asm
lab_A1/design1/ise/abs_dif/work/full_adder/_primary.dat
lab_A1/design1/ise/abs_dif/work/full_adder/_primary.vhd
lab_A1/design1/ise/abs_dif/work/glbl/verilog.asm
lab_A1/design1/ise/abs_dif/work/glbl/_primary.dat
lab_A1/design1/ise/abs_dif/work/glbl/_primary.vhd
lab_A1/design1/ise/abs_dif/work/_info
lab_A1/design1/ise/abs_dif/xst/dump.xst/abs_dif.prj/ntrc.scr
lab_A1/design1/ise/abs_dif/xst/work/hdllib.ref
lab_A1/design1/ise/abs_dif/xst/work/vlg10/abs__dif.bin
lab_A1/design1/ise/abs_dif/xst/work/vlg27/mux__2to1.bin
lab_A1/design1/ise/abs_dif/xst/work/vlg3F/comp.bin
lab_A1/design1/ise/abs_dif/xst/work/vlg5A/full__adder.bin
lab_A1/design1/ise/abs_dif/_impact.cmd
lab_A1/design1/ise/abs_dif/_impact.log
lab_A1/design1/ise/abs_dif/_ngo/netlist.lst
lab_A1/design1/ise/abs_dif/_pace.ucf
lab_A1/design1/ise/abs_dif/_xmsgs/bitgen.xmsgs
lab_A1/design1/ise/abs_dif/_xmsgs/map.xmsgs
lab_A1/design1/ise/abs_dif/_xmsgs/ngdbuild.xmsgs
lab_A1/design1/ise/abs_dif/_xmsgs/par.xmsgs
lab_A1/design1/ise/abs_dif/_xmsgs/trce.xmsgs
lab_A1/design1/ise/abs_dif/_xmsgs/xst.xmsgs
lab_A1/design1/sim/abs_dif/abs_dif.bmp
lab_A1/design1/sim/abs_dif/abs_dif.v
lab_A1/design1/sim/abs_dif/abs_dif_tb.v
lab_A1/design1/sim/comp/comp.bmp
lab_A1/design1/sim/comp/comp.v
lab_A1/design1/sim/comp/comp_tb.v
lab_A1/design1/sim/full_adder/full_adder.PNG
lab_A1/design1/sim/full_adder/full_adder.v
lab_A1/design1/sim/full_adder/full_adder_tb.v
lab_A1/design1/sim/mux_2to1/mux_2to1.bmp
lab_A1/design1/sim/mux_2to1/mux_2to1.v
lab_A1/design1/sim/mux_2to1/mux_2to1_tb.v
lab_A1/design1/sim/mux_2to1/Thumbs.db
lab_A1/design1/sim/picture/abs_dif.bmp
lab_A1/design1/sim/picture/comp.bmp
lab_A1/design1/sim/picture/full_adder.PNG
lab_A1/design1/sim/picture/mux_2to1.bmp
lab_A1/design1/sim/picture/Thumbs.db
lab_A1/design1/src/abs_dif_tb.v
lab_A1/design1/src/comp_tb.v
lab_A1/design1/src/full_adder_tb.v
lab_A1/design1/src/mux_2to1_tb.v
lab_A1/design2/sim/comp/comp.bmp
lab_A1/design2/sim/comp/comp.v
lab_A1/design2/sim/comp/comp_tb.v
lab_A1/design2/sim/ModeComparator/ModeComparator.v
lab_A1/design2/sim/ModeComparator/ModeComparator_tb.v
lab_A1/design2/sim/ModeComparator.PNG
lab_A1/design2/sim/mux_2to1/mux_2to1.bmp
lab_A1/design2/sim/mux_2to1/mux_2to1.v
lab_A1/design2/sim/mux_2to1/mux_2to1_tb.v
lab_A1/design2/sim/mux_2to1/Thumbs.db
lab_A1/design2/src/ModeComparator_tb.v
lab_A1/src/abs_dif.cr.mti
lab_A1/src/abs_dif.mpf
lab_A1/src/abs_dif.v
lab_A1/src/abs_dif.v.bak
lab_A1/src/abs_dif_tb.v
lab_A1/src/comp.cr.mti
lab_A1/src/comp.mpf
lab_A1/src/comp.v
lab_A1/src/comp.v.bak
lab_A1/src/comp_tb.v
lab_A1/src/full_adder.cr.mti
lab_A1/src/full_adder.mpf
lab_A1/src/full_adder.v
lab_A1/src/full_adder.v.bak
lab_A1/src/full_adder_tb.v
lab
lab_A1/design1/ise/abs_dif/abs_dif.bgn
lab_A1/design1/ise/abs_dif/abs_dif.bit
lab_A1/design1/ise/abs_dif/abs_dif.bld
lab_A1/design1/ise/abs_dif/abs_dif.cel
lab_A1/design1/ise/abs_dif/abs_dif.cmd_log
lab_A1/design1/ise/abs_dif/abs_dif.drc
lab_A1/design1/ise/abs_dif/abs_dif.ipf
lab_A1/design1/ise/abs_dif/abs_dif.ipf_ISE_Backup
lab_A1/design1/ise/abs_dif/abs_dif.ise
lab_A1/design1/ise/abs_dif/abs_dif.ise_ISE_Backup
lab_A1/design1/ise/abs_dif/abs_dif.lfp
lab_A1/design1/ise/abs_dif/abs_dif.lso
lab_A1/design1/ise/abs_dif/abs_dif.ncd
lab_A1/design1/ise/abs_dif/abs_dif.ngc
lab_A1/design1/ise/abs_dif/abs_dif.ngd
lab_A1/design1/ise/abs_dif/abs_dif.ngr
lab_A1/design1/ise/abs_dif/abs_dif.ntrc_log
lab_A1/design1/ise/abs_dif/abs_dif.pad
lab_A1/design1/ise/abs_dif/abs_dif.par
lab_A1/design1/ise/abs_dif/abs_dif.pcf
lab_A1/design1/ise/abs_dif/abs_dif.prj
lab_A1/design1/ise/abs_dif/abs_dif.restore
lab_A1/design1/ise/abs_dif/abs_dif.stx
lab_A1/design1/ise/abs_dif/abs_dif.syr
lab_A1/design1/ise/abs_dif/abs_dif.twr
lab_A1/design1/ise/abs_dif/abs_dif.twx
lab_A1/design1/ise/abs_dif/abs_dif.ucf
lab_A1/design1/ise/abs_dif/abs_dif.unroutes
lab_A1/design1/ise/abs_dif/abs_dif.ut
lab_A1/design1/ise/abs_dif/abs_dif.v
lab_A1/design1/ise/abs_dif/abs_dif.xpi
lab_A1/design1/ise/abs_dif/abs_dif.xst
lab_A1/design1/ise/abs_dif/abs_dif_guide.ncd
lab_A1/design1/ise/abs_dif/abs_dif_map.map
lab_A1/design1/ise/abs_dif/abs_dif_map.mrp
lab_A1/design1/ise/abs_dif/abs_dif_map.ncd
lab_A1/design1/ise/abs_dif/abs_dif_map.ngm
lab_A1/design1/ise/abs_dif/abs_dif_pad.csv
lab_A1/design1/ise/abs_dif/abs_dif_pad.txt
lab_A1/design1/ise/abs_dif/abs_dif_prev_built.ngd
lab_A1/design1/ise/abs_dif/abs_dif_summary.html
lab_A1/design1/ise/abs_dif/abs_dif_summary.xml
lab_A1/design1/ise/abs_dif/abs_dif_tb.udo
lab_A1/design1/ise/abs_dif/abs_dif_tb.v
lab_A1/design1/ise/abs_dif/abs_dif_usage.xml
lab_A1/design1/ise/abs_dif/full_adder.fdo
lab_A1/design1/ise/abs_dif/full_adder.udo
lab_A1/design1/ise/abs_dif/transcript
lab_A1/design1/ise/abs_dif/vsim.wlf
lab_A1/design1/ise/abs_dif/work/abs_dif/verilog.asm
lab_A1/design1/ise/abs_dif/work/abs_dif/_primary.dat
lab_A1/design1/ise/abs_dif/work/abs_dif/_primary.vhd
lab_A1/design1/ise/abs_dif/work/abs_dif_tb/verilog.asm
lab_A1/design1/ise/abs_dif/work/abs_dif_tb/_primary.dat
lab_A1/design1/ise/abs_dif/work/abs_dif_tb/_primary.vhd
lab_A1/design1/ise/abs_dif/work/full_adder/verilog.asm
lab_A1/design1/ise/abs_dif/work/full_adder/_primary.dat
lab_A1/design1/ise/abs_dif/work/full_adder/_primary.vhd
lab_A1/design1/ise/abs_dif/work/glbl/verilog.asm
lab_A1/design1/ise/abs_dif/work/glbl/_primary.dat
lab_A1/design1/ise/abs_dif/work/glbl/_primary.vhd
lab_A1/design1/ise/abs_dif/work/_info
lab_A1/design1/ise/abs_dif/xst/dump.xst/abs_dif.prj/ntrc.scr
lab_A1/design1/ise/abs_dif/xst/work/hdllib.ref
lab_A1/design1/ise/abs_dif/xst/work/vlg10/abs__dif.bin
lab_A1/design1/ise/abs_dif/xst/work/vlg27/mux__2to1.bin
lab_A1/design1/ise/abs_dif/xst/work/vlg3F/comp.bin
lab_A1/design1/ise/abs_dif/xst/work/vlg5A/full__adder.bin
lab_A1/design1/ise/abs_dif/_impact.cmd
lab_A1/design1/ise/abs_dif/_impact.log
lab_A1/design1/ise/abs_dif/_ngo/netlist.lst
lab_A1/design1/ise/abs_dif/_pace.ucf
lab_A1/design1/ise/abs_dif/_xmsgs/bitgen.xmsgs
lab_A1/design1/ise/abs_dif/_xmsgs/map.xmsgs
lab_A1/design1/ise/abs_dif/_xmsgs/ngdbuild.xmsgs
lab_A1/design1/ise/abs_dif/_xmsgs/par.xmsgs
lab_A1/design1/ise/abs_dif/_xmsgs/trce.xmsgs
lab_A1/design1/ise/abs_dif/_xmsgs/xst.xmsgs
lab_A1/design1/sim/abs_dif/abs_dif.bmp
lab_A1/design1/sim/abs_dif/abs_dif.v
lab_A1/design1/sim/abs_dif/abs_dif_tb.v
lab_A1/design1/sim/comp/comp.bmp
lab_A1/design1/sim/comp/comp.v
lab_A1/design1/sim/comp/comp_tb.v
lab_A1/design1/sim/full_adder/full_adder.PNG
lab_A1/design1/sim/full_adder/full_adder.v
lab_A1/design1/sim/full_adder/full_adder_tb.v
lab_A1/design1/sim/mux_2to1/mux_2to1.bmp
lab_A1/design1/sim/mux_2to1/mux_2to1.v
lab_A1/design1/sim/mux_2to1/mux_2to1_tb.v
lab_A1/design1/sim/mux_2to1/Thumbs.db
lab_A1/design1/sim/picture/abs_dif.bmp
lab_A1/design1/sim/picture/comp.bmp
lab_A1/design1/sim/picture/full_adder.PNG
lab_A1/design1/sim/picture/mux_2to1.bmp
lab_A1/design1/sim/picture/Thumbs.db
lab_A1/design1/src/abs_dif_tb.v
lab_A1/design1/src/comp_tb.v
lab_A1/design1/src/full_adder_tb.v
lab_A1/design1/src/mux_2to1_tb.v
lab_A1/design2/sim/comp/comp.bmp
lab_A1/design2/sim/comp/comp.v
lab_A1/design2/sim/comp/comp_tb.v
lab_A1/design2/sim/ModeComparator/ModeComparator.v
lab_A1/design2/sim/ModeComparator/ModeComparator_tb.v
lab_A1/design2/sim/ModeComparator.PNG
lab_A1/design2/sim/mux_2to1/mux_2to1.bmp
lab_A1/design2/sim/mux_2to1/mux_2to1.v
lab_A1/design2/sim/mux_2to1/mux_2to1_tb.v
lab_A1/design2/sim/mux_2to1/Thumbs.db
lab_A1/design2/src/ModeComparator_tb.v
lab_A1/src/abs_dif.cr.mti
lab_A1/src/abs_dif.mpf
lab_A1/src/abs_dif.v
lab_A1/src/abs_dif.v.bak
lab_A1/src/abs_dif_tb.v
lab_A1/src/comp.cr.mti
lab_A1/src/comp.mpf
lab_A1/src/comp.v
lab_A1/src/comp.v.bak
lab_A1/src/comp_tb.v
lab_A1/src/full_adder.cr.mti
lab_A1/src/full_adder.mpf
lab_A1/src/full_adder.v
lab_A1/src/full_adder.v.bak
lab_A1/src/full_adder_tb.v
lab
本网站为编程资源及源代码搜集、介绍的搜索网站,版权归原作者所有! 粤ICP备11031372号
1999-2046 搜珍网 All Rights Reserved.