文件名称:vhdl
-
所属分类:
- 标签属性:
- 上传时间:2014-05-25
-
文件大小:259.4kb
-
已下载:0次
-
提 供 者:
-
相关连接:无下载说明:别用迅雷下载,失败请重下,重下不扣分!
介绍说明--下载内容来自于网络,使用问题请自行百度
译码器设计
实现3-8译码器的门级和行为级设计;完成3-8译码器的门级和行为级设计的仿真,并下载到开发板进行验证。
用拨挡开关K1,K2,K3作为输入的三位二进制码,输出的8位码分别用LED1~LED8 显示-Achieve 3-8 decoder gate-level and behavioral level design complete the 3-8 decoder gate-level simulation and behavioral level design, and downloaded to the development board for verification. Using DIP switch block K1, K2, K3 of the three binary code as input, output 8 yards respectively show LED1 ~ LED8
实现3-8译码器的门级和行为级设计;完成3-8译码器的门级和行为级设计的仿真,并下载到开发板进行验证。
用拨挡开关K1,K2,K3作为输入的三位二进制码,输出的8位码分别用LED1~LED8 显示-Achieve 3-8 decoder gate-level and behavioral level design complete the 3-8 decoder gate-level simulation and behavioral level design, and downloaded to the development board for verification. Using DIP switch block K1, K2, K3 of the three binary code as input, output 8 yards respectively show LED1 ~ LED8
(系统自动生成,下载前可以参看下载内容)
下载文件列表
vhdl.doc
本网站为编程资源及源代码搜集、介绍的搜索网站,版权归原作者所有! 粤ICP备11031372号
1999-2046 搜珍网 All Rights Reserved.