文件名称:vga_strip_caitiao
-
所属分类:
- 标签属性:
- 上传时间:2014-08-29
-
文件大小:3.55mb
-
已下载:0次
-
提 供 者:
-
相关连接:无下载说明:别用迅雷下载,失败请重下,重下不扣分!
介绍说明--下载内容来自于网络,使用问题请自行百度
vga 测试代码,可以显示任意彩条,棋盘,花纹-VGA test code, can display any color bar, chess board, decorative pattern
(系统自动生成,下载前可以参看下载内容)
下载文件列表
vga_strip_caitiao/doc/VGA1.png
vga_strip_caitiao/doc/VGA2.png
vga_strip_caitiao/doc/VGA时序介绍.pdf
vga_strip_caitiao/par/db/logic_util_heursitic.dat
vga_strip_caitiao/par/db/prev_cmp_vga_control.qmsg
vga_strip_caitiao/par/db/vga_control.(0).cnf.cdb
vga_strip_caitiao/par/db/vga_control.(0).cnf.hdb
vga_strip_caitiao/par/db/vga_control.amm.cdb
vga_strip_caitiao/par/db/vga_control.asm.qmsg
vga_strip_caitiao/par/db/vga_control.asm.rdb
vga_strip_caitiao/par/db/vga_control.asm_labs.ddb
vga_strip_caitiao/par/db/vga_control.cbx.xml
vga_strip_caitiao/par/db/vga_control.cmp.bpm
vga_strip_caitiao/par/db/vga_control.cmp.cdb
vga_strip_caitiao/par/db/vga_control.cmp.hdb
vga_strip_caitiao/par/db/vga_control.cmp.kpt
vga_strip_caitiao/par/db/vga_control.cmp.logdb
vga_strip_caitiao/par/db/vga_control.cmp.rdb
vga_strip_caitiao/par/db/vga_control.cmp_merge.kpt
vga_strip_caitiao/par/db/vga_control.cycloneive_io_sim_cache.45um_ff_1200mv_0c_fast.hsd
vga_strip_caitiao/par/db/vga_control.cycloneive_io_sim_cache.45um_ss_1200mv_0c_slow.hsd
vga_strip_caitiao/par/db/vga_control.cycloneive_io_sim_cache.45um_ss_1200mv_85c_slow.hsd
vga_strip_caitiao/par/db/vga_control.db_info
vga_strip_caitiao/par/db/vga_control.fit.qmsg
vga_strip_caitiao/par/db/vga_control.hier_info
vga_strip_caitiao/par/db/vga_control.hif
vga_strip_caitiao/par/db/vga_control.idb.cdb
vga_strip_caitiao/par/db/vga_control.lpc.html
vga_strip_caitiao/par/db/vga_control.lpc.rdb
vga_strip_caitiao/par/db/vga_control.lpc.txt
vga_strip_caitiao/par/db/vga_control.map.bpm
vga_strip_caitiao/par/db/vga_control.map.cdb
vga_strip_caitiao/par/db/vga_control.map.hdb
vga_strip_caitiao/par/db/vga_control.map.kpt
vga_strip_caitiao/par/db/vga_control.map.logdb
vga_strip_caitiao/par/db/vga_control.map.qmsg
vga_strip_caitiao/par/db/vga_control.map_bb.cdb
vga_strip_caitiao/par/db/vga_control.map_bb.hdb
vga_strip_caitiao/par/db/vga_control.map_bb.logdb
vga_strip_caitiao/par/db/vga_control.pre_map.cdb
vga_strip_caitiao/par/db/vga_control.pre_map.hdb
vga_strip_caitiao/par/db/vga_control.rtlv.hdb
vga_strip_caitiao/par/db/vga_control.rtlv_sg.cdb
vga_strip_caitiao/par/db/vga_control.rtlv_sg_swap.cdb
vga_strip_caitiao/par/db/vga_control.sgdiff.cdb
vga_strip_caitiao/par/db/vga_control.sgdiff.hdb
vga_strip_caitiao/par/db/vga_control.sld_design_entry.sci
vga_strip_caitiao/par/db/vga_control.sld_design_entry_dsc.sci
vga_strip_caitiao/par/db/vga_control.smart_action.txt
vga_strip_caitiao/par/db/vga_control.sta.qmsg
vga_strip_caitiao/par/db/vga_control.sta.rdb
vga_strip_caitiao/par/db/vga_control.sta_cmp.8_slow_1200mv_85c.tdb
vga_strip_caitiao/par/db/vga_control.syn_hier_info
vga_strip_caitiao/par/db/vga_control.tiscmp.fastest_slow_1200mv_0c.ddb
vga_strip_caitiao/par/db/vga_control.tiscmp.fastest_slow_1200mv_85c.ddb
vga_strip_caitiao/par/db/vga_control.tiscmp.fast_1200mv_0c.ddb
vga_strip_caitiao/par/db/vga_control.tiscmp.slow_1200mv_0c.ddb
vga_strip_caitiao/par/db/vga_control.tiscmp.slow_1200mv_85c.ddb
vga_strip_caitiao/par/db/vga_control.tis_db_list.ddb
vga_strip_caitiao/par/db/vga_control.tmw_info
vga_strip_caitiao/par/incremental_db/compiled_partitions/vga_control.db_info
vga_strip_caitiao/par/incremental_db/compiled_partitions/vga_control.root_partition.cmp.cdb
vga_strip_caitiao/par/incremental_db/compiled_partitions/vga_control.root_partition.cmp.dfp
vga_strip_caitiao/par/incremental_db/compiled_partitions/vga_control.root_partition.cmp.hdb
vga_strip_caitiao/par/incremental_db/compiled_partitions/vga_control.root_partition.cmp.kpt
vga_strip_caitiao/par/incremental_db/compiled_partitions/vga_control.root_partition.cmp.logdb
vga_strip_caitiao/par/incremental_db/compiled_partitions/vga_control.root_partition.cmp.rcfdb
vga_strip_caitiao/par/incremental_db/compiled_partitions/vga_control.root_partition.map.cdb
vga_strip_caitiao/par/incremental_db/compiled_partitions/vga_control.root_partition.map.dpi
vga_strip_caitiao/par/incremental_db/compiled_partitions/vga_control.root_partition.map.hbdb.cdb
vga_strip_caitiao/par/incremental_db/compiled_partitions/vga_control.root_partition.map.hbdb.hb_info
vga_strip_caitiao/par/incremental_db/compiled_partitions/vga_control.root_partition.map.hbdb.hdb
vga_strip_caitiao/par/incremental_db/compiled_partitions/vga_control.root_partition.map.hbdb.sig
vga_strip_caitiao/par/incremental_db/compiled_partitions/vga_control.root_partition.map.hdb
vga_strip_caitiao/par/incremental_db/compiled_partitions/vga_control.root_partition.map.kpt
vga_strip_caitiao/par/incremental_db/README
vga_strip_caitiao/par/vga_control.asm.rpt
vga_strip_caitiao/par/vga_control.cdf
vga_strip_caitiao/par/vga_control.done
vga_strip_caitiao/par/vga_control.fit.rpt
vga_strip_caitiao/par/vga_control.fit.smsg
vga_strip_caitiao/par/vga_control.fit.summary
vga_strip_caitiao/par/vga_control.flow.rpt
vga_strip_caitiao/par/vga_control.map.rpt
vga_strip_caitiao/par/vga_control.map.summary
vga_strip_caitiao/par/vga_control.pin
vga_strip_caitiao/par/vga_control.qpf
vga_strip_caitiao/par/vga_control.qsf
vga_strip_caitiao/par/vga_control.qsf.bak
vga_strip_caitiao/par/vga_control.sof
vga_strip_caitiao/par/vga_control.sta.rpt
vga_strip_caiti
vga_strip_caitiao/doc/VGA2.png
vga_strip_caitiao/doc/VGA时序介绍.pdf
vga_strip_caitiao/par/db/logic_util_heursitic.dat
vga_strip_caitiao/par/db/prev_cmp_vga_control.qmsg
vga_strip_caitiao/par/db/vga_control.(0).cnf.cdb
vga_strip_caitiao/par/db/vga_control.(0).cnf.hdb
vga_strip_caitiao/par/db/vga_control.amm.cdb
vga_strip_caitiao/par/db/vga_control.asm.qmsg
vga_strip_caitiao/par/db/vga_control.asm.rdb
vga_strip_caitiao/par/db/vga_control.asm_labs.ddb
vga_strip_caitiao/par/db/vga_control.cbx.xml
vga_strip_caitiao/par/db/vga_control.cmp.bpm
vga_strip_caitiao/par/db/vga_control.cmp.cdb
vga_strip_caitiao/par/db/vga_control.cmp.hdb
vga_strip_caitiao/par/db/vga_control.cmp.kpt
vga_strip_caitiao/par/db/vga_control.cmp.logdb
vga_strip_caitiao/par/db/vga_control.cmp.rdb
vga_strip_caitiao/par/db/vga_control.cmp_merge.kpt
vga_strip_caitiao/par/db/vga_control.cycloneive_io_sim_cache.45um_ff_1200mv_0c_fast.hsd
vga_strip_caitiao/par/db/vga_control.cycloneive_io_sim_cache.45um_ss_1200mv_0c_slow.hsd
vga_strip_caitiao/par/db/vga_control.cycloneive_io_sim_cache.45um_ss_1200mv_85c_slow.hsd
vga_strip_caitiao/par/db/vga_control.db_info
vga_strip_caitiao/par/db/vga_control.fit.qmsg
vga_strip_caitiao/par/db/vga_control.hier_info
vga_strip_caitiao/par/db/vga_control.hif
vga_strip_caitiao/par/db/vga_control.idb.cdb
vga_strip_caitiao/par/db/vga_control.lpc.html
vga_strip_caitiao/par/db/vga_control.lpc.rdb
vga_strip_caitiao/par/db/vga_control.lpc.txt
vga_strip_caitiao/par/db/vga_control.map.bpm
vga_strip_caitiao/par/db/vga_control.map.cdb
vga_strip_caitiao/par/db/vga_control.map.hdb
vga_strip_caitiao/par/db/vga_control.map.kpt
vga_strip_caitiao/par/db/vga_control.map.logdb
vga_strip_caitiao/par/db/vga_control.map.qmsg
vga_strip_caitiao/par/db/vga_control.map_bb.cdb
vga_strip_caitiao/par/db/vga_control.map_bb.hdb
vga_strip_caitiao/par/db/vga_control.map_bb.logdb
vga_strip_caitiao/par/db/vga_control.pre_map.cdb
vga_strip_caitiao/par/db/vga_control.pre_map.hdb
vga_strip_caitiao/par/db/vga_control.rtlv.hdb
vga_strip_caitiao/par/db/vga_control.rtlv_sg.cdb
vga_strip_caitiao/par/db/vga_control.rtlv_sg_swap.cdb
vga_strip_caitiao/par/db/vga_control.sgdiff.cdb
vga_strip_caitiao/par/db/vga_control.sgdiff.hdb
vga_strip_caitiao/par/db/vga_control.sld_design_entry.sci
vga_strip_caitiao/par/db/vga_control.sld_design_entry_dsc.sci
vga_strip_caitiao/par/db/vga_control.smart_action.txt
vga_strip_caitiao/par/db/vga_control.sta.qmsg
vga_strip_caitiao/par/db/vga_control.sta.rdb
vga_strip_caitiao/par/db/vga_control.sta_cmp.8_slow_1200mv_85c.tdb
vga_strip_caitiao/par/db/vga_control.syn_hier_info
vga_strip_caitiao/par/db/vga_control.tiscmp.fastest_slow_1200mv_0c.ddb
vga_strip_caitiao/par/db/vga_control.tiscmp.fastest_slow_1200mv_85c.ddb
vga_strip_caitiao/par/db/vga_control.tiscmp.fast_1200mv_0c.ddb
vga_strip_caitiao/par/db/vga_control.tiscmp.slow_1200mv_0c.ddb
vga_strip_caitiao/par/db/vga_control.tiscmp.slow_1200mv_85c.ddb
vga_strip_caitiao/par/db/vga_control.tis_db_list.ddb
vga_strip_caitiao/par/db/vga_control.tmw_info
vga_strip_caitiao/par/incremental_db/compiled_partitions/vga_control.db_info
vga_strip_caitiao/par/incremental_db/compiled_partitions/vga_control.root_partition.cmp.cdb
vga_strip_caitiao/par/incremental_db/compiled_partitions/vga_control.root_partition.cmp.dfp
vga_strip_caitiao/par/incremental_db/compiled_partitions/vga_control.root_partition.cmp.hdb
vga_strip_caitiao/par/incremental_db/compiled_partitions/vga_control.root_partition.cmp.kpt
vga_strip_caitiao/par/incremental_db/compiled_partitions/vga_control.root_partition.cmp.logdb
vga_strip_caitiao/par/incremental_db/compiled_partitions/vga_control.root_partition.cmp.rcfdb
vga_strip_caitiao/par/incremental_db/compiled_partitions/vga_control.root_partition.map.cdb
vga_strip_caitiao/par/incremental_db/compiled_partitions/vga_control.root_partition.map.dpi
vga_strip_caitiao/par/incremental_db/compiled_partitions/vga_control.root_partition.map.hbdb.cdb
vga_strip_caitiao/par/incremental_db/compiled_partitions/vga_control.root_partition.map.hbdb.hb_info
vga_strip_caitiao/par/incremental_db/compiled_partitions/vga_control.root_partition.map.hbdb.hdb
vga_strip_caitiao/par/incremental_db/compiled_partitions/vga_control.root_partition.map.hbdb.sig
vga_strip_caitiao/par/incremental_db/compiled_partitions/vga_control.root_partition.map.hdb
vga_strip_caitiao/par/incremental_db/compiled_partitions/vga_control.root_partition.map.kpt
vga_strip_caitiao/par/incremental_db/README
vga_strip_caitiao/par/vga_control.asm.rpt
vga_strip_caitiao/par/vga_control.cdf
vga_strip_caitiao/par/vga_control.done
vga_strip_caitiao/par/vga_control.fit.rpt
vga_strip_caitiao/par/vga_control.fit.smsg
vga_strip_caitiao/par/vga_control.fit.summary
vga_strip_caitiao/par/vga_control.flow.rpt
vga_strip_caitiao/par/vga_control.map.rpt
vga_strip_caitiao/par/vga_control.map.summary
vga_strip_caitiao/par/vga_control.pin
vga_strip_caitiao/par/vga_control.qpf
vga_strip_caitiao/par/vga_control.qsf
vga_strip_caitiao/par/vga_control.qsf.bak
vga_strip_caitiao/par/vga_control.sof
vga_strip_caitiao/par/vga_control.sta.rpt
vga_strip_caiti
本网站为编程资源及源代码搜集、介绍的搜索网站,版权归原作者所有! 粤ICP备11031372号
1999-2046 搜珍网 All Rights Reserved.