文件名称:verilog_sdram
-
所属分类：
- 标签属性：
- 上传时间：2014-09-17
-
文件大小：28.21kb
-
已下载：0次
-
提 供 者：
-
相关连接：无下载说明：别用迅雷下载，失败请重下，重下不扣分！
介绍说明－－下载内容来自于网络，使用问题请自行百度
I used code verilog. Synchronous dynamic random access memory (SDRAM) is dynamic random access memory (DRAM) that is synchronized with the system bus. Classic DRAM has an asynchronous interface, which means that it responds as quickly as possible to changes in control inputs. SDRAM has a synchronous interface, meaning that it waits for a clock signal before responding to control inputs and is therefore synchronized with the computer s system bus. The clock is used to drive an internal finite state machine that pipelines incoming commands. The data storage area is divided into several banks, allowing the chip to work on several memory access commands at a time, interleaved among the separate banks. This allows higher data access rates than an asynchronous DRAM
(系统自动生成,下载前可以参看下载内容)
下载文件列表
wrfifo_inst.v
wrfifo_bb.v
wrfifo.v
uart_tx.v
uart_speed_select.v
uart_ctrl.v
sys_ctrl.v
sdram_wr_data.v
sdram_top.v
sdram_ctrl.v
sdram_cmd.v
sdr_test.v
sdr_para.v
sdfifo_ctrl.v
rdfifo_inst.v
rdfifo_bb.v
rdfifo.v
PLL_ctrl_inst.v
PLL_ctrl_bb.v
PLL_ctrl.v
datagene.v
wrfifo_bb.v
wrfifo.v
uart_tx.v
uart_speed_select.v
uart_ctrl.v
sys_ctrl.v
sdram_wr_data.v
sdram_top.v
sdram_ctrl.v
sdram_cmd.v
sdr_test.v
sdr_para.v
sdfifo_ctrl.v
rdfifo_inst.v
rdfifo_bb.v
rdfifo.v
PLL_ctrl_inst.v
PLL_ctrl_bb.v
PLL_ctrl.v
datagene.v
本网站为编程资源及源代码搜集、介绍的搜索网站，版权归原作者所有！ 粤ICP备11031372号
1999-2046 搜珍网 All Rights Reserved.