文件名称:aes_core_latest.tar
-
所属分类：
- 标签属性：
- 上传时间：2014-09-26
-
文件大小：130.3kb
-
已下载：0次
-
提 供 者：
-
相关连接：无下载说明：别用迅雷下载，失败请重下，重下不扣分！
介绍说明－－下载内容来自于网络，使用问题请自行百度
AES算法的verilog实现，可以综合，有使用价值-Verilog realize AES algorithm can be integrated with the use of value
(系统自动生成,下载前可以参看下载内容)
下载文件列表
aes_core/
aes_core/tags/
aes_core/tags/start/
aes_core/tags/start/doc/
aes_core/tags/start/doc/aes.pdf
aes_core/tags/start/vim_session.vim
aes_core/tags/start/sim/
aes_core/tags/start/sim/rtl_sim/
aes_core/tags/start/sim/rtl_sim/run/
aes_core/tags/start/sim/rtl_sim/run/waves/
aes_core/tags/start/sim/rtl_sim/run/waves/waves.do
aes_core/tags/start/sim/rtl_sim/bin/
aes_core/tags/start/sim/rtl_sim/bin/Makefile
aes_core/tags/start/bench/
aes_core/tags/start/bench/verilog/
aes_core/tags/start/bench/verilog/test_bench_top.v
aes_core/tags/start/syn/
aes_core/tags/start/syn/bin/
aes_core/tags/start/syn/bin/comp.dc
aes_core/tags/start/syn/bin/design_spec.dc
aes_core/tags/start/syn/bin/lib_spec.dc
aes_core/tags/start/syn/bin/read.dc
aes_core/tags/start/rtl/
aes_core/tags/start/rtl/verilog/
aes_core/tags/start/rtl/verilog/aes_sbox.v
aes_core/tags/start/rtl/verilog/aes_inv_sbox.v
aes_core/tags/start/rtl/verilog/aes_cipher_top.v
aes_core/tags/start/rtl/verilog/aes_rcon.v
aes_core/tags/start/rtl/verilog/aes_key_expand_128.v
aes_core/tags/start/rtl/verilog/aes_inv_cipher_top.v
aes_core/branches/
aes_core/trunk/
aes_core/trunk/doc/
aes_core/trunk/doc/aes.pdf
aes_core/trunk/vim_session.vim
aes_core/trunk/sim/
aes_core/trunk/sim/rtl_sim/
aes_core/trunk/sim/rtl_sim/run/
aes_core/trunk/sim/rtl_sim/run/waves/
aes_core/trunk/sim/rtl_sim/run/waves/waves.do
aes_core/trunk/sim/rtl_sim/bin/
aes_core/trunk/sim/rtl_sim/bin/Makefile
aes_core/trunk/bench/
aes_core/trunk/bench/verilog/
aes_core/trunk/bench/verilog/test_bench_top.v
aes_core/trunk/syn/
aes_core/trunk/syn/bin/
aes_core/trunk/syn/bin/comp.dc
aes_core/trunk/syn/bin/design_spec.dc
aes_core/trunk/syn/bin/lib_spec.dc
aes_core/trunk/syn/bin/read.dc
aes_core/trunk/rtl/
aes_core/trunk/rtl/verilog/
aes_core/trunk/rtl/verilog/aes_sbox.v
aes_core/trunk/rtl/verilog/timescale.v
aes_core/trunk/rtl/verilog/aes_inv_sbox.v
aes_core/trunk/rtl/verilog/aes_cipher_top.v
aes_core/trunk/rtl/verilog/aes_rcon.v
aes_core/trunk/rtl/verilog/aes_key_expand_128.v
aes_core/trunk/rtl/verilog/aes_inv_cipher_top.v
aes_core/web_uploads/
aes_core/tags/
aes_core/tags/start/
aes_core/tags/start/doc/
aes_core/tags/start/doc/aes.pdf
aes_core/tags/start/vim_session.vim
aes_core/tags/start/sim/
aes_core/tags/start/sim/rtl_sim/
aes_core/tags/start/sim/rtl_sim/run/
aes_core/tags/start/sim/rtl_sim/run/waves/
aes_core/tags/start/sim/rtl_sim/run/waves/waves.do
aes_core/tags/start/sim/rtl_sim/bin/
aes_core/tags/start/sim/rtl_sim/bin/Makefile
aes_core/tags/start/bench/
aes_core/tags/start/bench/verilog/
aes_core/tags/start/bench/verilog/test_bench_top.v
aes_core/tags/start/syn/
aes_core/tags/start/syn/bin/
aes_core/tags/start/syn/bin/comp.dc
aes_core/tags/start/syn/bin/design_spec.dc
aes_core/tags/start/syn/bin/lib_spec.dc
aes_core/tags/start/syn/bin/read.dc
aes_core/tags/start/rtl/
aes_core/tags/start/rtl/verilog/
aes_core/tags/start/rtl/verilog/aes_sbox.v
aes_core/tags/start/rtl/verilog/aes_inv_sbox.v
aes_core/tags/start/rtl/verilog/aes_cipher_top.v
aes_core/tags/start/rtl/verilog/aes_rcon.v
aes_core/tags/start/rtl/verilog/aes_key_expand_128.v
aes_core/tags/start/rtl/verilog/aes_inv_cipher_top.v
aes_core/branches/
aes_core/trunk/
aes_core/trunk/doc/
aes_core/trunk/doc/aes.pdf
aes_core/trunk/vim_session.vim
aes_core/trunk/sim/
aes_core/trunk/sim/rtl_sim/
aes_core/trunk/sim/rtl_sim/run/
aes_core/trunk/sim/rtl_sim/run/waves/
aes_core/trunk/sim/rtl_sim/run/waves/waves.do
aes_core/trunk/sim/rtl_sim/bin/
aes_core/trunk/sim/rtl_sim/bin/Makefile
aes_core/trunk/bench/
aes_core/trunk/bench/verilog/
aes_core/trunk/bench/verilog/test_bench_top.v
aes_core/trunk/syn/
aes_core/trunk/syn/bin/
aes_core/trunk/syn/bin/comp.dc
aes_core/trunk/syn/bin/design_spec.dc
aes_core/trunk/syn/bin/lib_spec.dc
aes_core/trunk/syn/bin/read.dc
aes_core/trunk/rtl/
aes_core/trunk/rtl/verilog/
aes_core/trunk/rtl/verilog/aes_sbox.v
aes_core/trunk/rtl/verilog/timescale.v
aes_core/trunk/rtl/verilog/aes_inv_sbox.v
aes_core/trunk/rtl/verilog/aes_cipher_top.v
aes_core/trunk/rtl/verilog/aes_rcon.v
aes_core/trunk/rtl/verilog/aes_key_expand_128.v
aes_core/trunk/rtl/verilog/aes_inv_cipher_top.v
aes_core/web_uploads/
本网站为编程资源及源代码搜集、介绍的搜索网站，版权归原作者所有！ 粤ICP备11031372号
1999-2046 搜珍网 All Rights Reserved.