des/
des/CVS/
des/CVS/Root
des/CVS/Repository
des/CVS/Entries
des/bench/
des/bench/CVS/
des/bench/CVS/Root
des/bench/CVS/Repository
des/bench/CVS/Entries
des/bench/verilog/
des/bench/verilog/CVS/
des/bench/verilog/CVS/Root
des/bench/verilog/CVS/Repository
des/bench/verilog/CVS/Entries
des/bench/verilog/des3_test_ao.v
des/bench/verilog/des3_test_po.v
des/bench/verilog/des_test_ao.v
des/bench/verilog/des_test_po.v
des/doc/
des/doc/CVS/
des/doc/CVS/Root
des/doc/CVS/Repository
des/doc/CVS/Entries
des/doc/README.txt
des/rtl/
des/rtl/CVS/
des/rtl/CVS/Root
des/rtl/CVS/Repository
des/rtl/CVS/Entries
des/rtl/verilog/
des/rtl/verilog/CVS/
des/rtl/verilog/CVS/Root
des/rtl/verilog/CVS/Repository
des/rtl/verilog/CVS/Entries
des/rtl/verilog/area_opt/
des/rtl/verilog/area_opt/CVS/
des/rtl/verilog/area_opt/CVS/Root
des/rtl/verilog/area_opt/CVS/Repository
des/rtl/verilog/area_opt/CVS/Entries
des/rtl/verilog/area_opt/des.v
des/rtl/verilog/area_opt/des3.v
des/rtl/verilog/area_opt/key_sel.v
des/rtl/verilog/area_opt/key_sel3.v
des/rtl/verilog/common/
des/rtl/verilog/common/CVS/
des/rtl/verilog/common/CVS/Root
des/rtl/verilog/common/CVS/Repository
des/rtl/verilog/common/CVS/Entries
des/rtl/verilog/common/crp.v
des/rtl/verilog/common/sbox1.v
des/rtl/verilog/common/sbox2.v
des/rtl/verilog/common/sbox3.v
des/rtl/verilog/common/sbox4.v
des/rtl/verilog/common/sbox5.v
des/rtl/verilog/common/sbox6.v
des/rtl/verilog/common/sbox7.v
des/rtl/verilog/common/sbox8.v
des/rtl/verilog/perf_opt/
des/rtl/verilog/perf_opt/CVS/
des/rtl/verilog/perf_opt/CVS/Root
des/rtl/verilog/perf_opt/CVS/Repository
des/rtl/verilog/perf_opt/CVS/Entries
des/rtl/verilog/perf_opt/des.v
des/rtl/verilog/perf_opt/des3.v
des/rtl/verilog/perf_opt/key_sel.v
des/sim/
des/sim/CVS/
des/sim/CVS/Root
des/sim/CVS/Repository
des/sim/CVS/Entries
des/sim/rtl_sim/
des/sim/rtl_sim/CVS/
des/sim/rtl_sim/CVS/Root
des/sim/rtl_sim/CVS/Repository
des/sim/rtl_sim/CVS/Entries
des/sim/rtl_sim/bin/
des/sim/rtl_sim/bin/CVS/
des/sim/rtl_sim/bin/CVS/Root
des/sim/rtl_sim/bin/CVS/Repository
des/sim/rtl_sim/bin/CVS/Entries
des/sim/rtl_sim/bin/Makefile
des/sim/rtl_sim/run/
des/sim/rtl_sim/run/CVS/
des/sim/rtl_sim/run/CVS/Root
des/sim/rtl_sim/run/CVS/Repository
des/sim/rtl_sim/run/CVS/Entries
des/syn/
des/syn/CVS/
des/syn/CVS/Root
des/syn/CVS/Repository
des/syn/CVS/Entries
des/syn/bin/
des/syn/bin/CVS/
des/syn/bin/CVS/Root
des/syn/bin/CVS/Repository
des/syn/bin/CVS/Entries
des/syn/bin/comp_ao.dc
des/syn/bin/comp_ao3.dc
des/syn/bin/comp_po.dc
des/syn/bin/comp_po3.dc
des/syn/bin/design_spec_ao.dc
des/syn/bin/design_spec_ao3.dc
des/syn/bin/design_spec_po.dc
des/syn/bin/design_spec_po3.dc
des/syn/bin/lib_spec.dc
des/syn/bin/read_ao.dc
des/syn/bin/read_ao3.dc
des/syn/bin/read_po.dc
des/syn/bin/read_po3.dc
des/syn/log/
des/syn/log/CVS/
des/syn/log/CVS/Root
des/syn/log/CVS/Repository
des/syn/log/CVS/Entries
des/syn/out/
des/syn/out/CVS/
des/syn/out/CVS/Root
des/syn/out/CVS/Repository
des/syn/out/CVS/Entries
des/syn/run/
des/syn/run/CVS/
des/syn/run/CVS/Root
des/syn/run/CVS/Repository
des/syn/run/CVS/Entries