文件名称:CPU
-
所属分类：
- 标签属性：
- 上传时间：2015-02-10
-
文件大小：507.97kb
-
已下载：0次
-
提 供 者：
-
相关连接：无下载说明：别用迅雷下载，失败请重下，重下不扣分！
介绍说明－－下载内容来自于网络，使用问题请自行百度
我是2014级复旦的研究生。这是一个8位的CPU设计VHDL实现。本CPU基于RISC架构，实现了cpu的基本功能如：加减乘除运算，跳转等。此外，里面有一个17位的ROM区，是存储指令的。你可以写出一段17位的指令代码，并放入ROM区，该CPU即可自动运行出结果。压缩包里是源代码和我们当时的设计要求。本源代码的最后调试时在地址0 17是放入的斐波纳契数字(Fibonacci Numbers)指令。通过modelsim仿真即可看到结果。-I am a 2014 graduate of Fudan University. This is an 8-bit CPU design VHDL implementation. The CPU based on RISC architecture to achieve the basic functions, such as cpu: arithmetic operations, jumps and so on. In addition, there are a ROM area 17, is stored in the instruction. You can write some 17 of the instruction code, and placed in the ROM area, the CPU will automatically run the result. Compression bag is the source code and design requirements of our time. When the final commissioning source code is placed in the address 0 17 of Fibonacci numbers (Fibonacci Numbers) instruction. You can see the results of the simulation by modelsim.
(系统自动生成,下载前可以参看下载内容)
下载文件列表
CPU/CPU Title.pdf
CPU/cpu/
CPU/cpu/ALU.vhd
CPU/cpu/ALU_tb.vhd
CPU/cpu/IDU.vhd
CPU/cpu/IDU_tb.vhd
CPU/cpu/inst_ROM.vhd
CPU/cpu/inst_ROM_tb.vhd
CPU/cpu/MicroController.vhd
CPU/cpu/MicroController_sources.f
CPU/cpu/MicroController_tb.vhd
CPU/cpu/Register_Bank.vhd
CPU/cpu/Register_Bank_tb.vhd
CPU/cpu/
CPU/cpu/ALU.vhd
CPU/cpu/ALU_tb.vhd
CPU/cpu/IDU.vhd
CPU/cpu/IDU_tb.vhd
CPU/cpu/inst_ROM.vhd
CPU/cpu/inst_ROM_tb.vhd
CPU/cpu/MicroController.vhd
CPU/cpu/MicroController_sources.f
CPU/cpu/MicroController_tb.vhd
CPU/cpu/Register_Bank.vhd
CPU/cpu/Register_Bank_tb.vhd
本网站为编程资源及源代码搜集、介绍的搜索网站，版权归原作者所有！ 粤ICP备11031372号
1999-2046 搜珍网 All Rights Reserved.