- bit4latchtest 4 bit latch for verilog prrpose helpful in verification
- Descrambler ofdm中相位检测的Verilog程序
- Case-Studies-from-the-Innovation-Network-VLSI-coop 从典型案例探索官产学创新网络的合作机制Case Studies from the Innovation Network VLSI cooperation mechanism
- fft3780 DTMB GB20600
- CNC-system-simulation 采用51单片机控制5轴步进电机联动
- 正交鉴相算法. 正交鉴相算法的verilog源码
文件名称:MATLAB-and-Verilog-codes
介绍说明--下载内容来自于网络,使用问题请自行百度
there are 5 files. the first two codes are written in Matlab as m-files in control system design to show step responses. in contrast, the final three codes are written in verilog ( Quartus II) used in Altera one of them for BCD adder and the other for four to two bits encoder circuit.
(系统自动生成,下载前可以参看下载内容)
下载文件列表
secondversionBCD.qpf
4to2encoder.qpf
addBCD.qpf
Q1lab2.m
Q2lab2.m
4to2encoder.qpf
addBCD.qpf
Q1lab2.m
Q2lab2.m
本网站为编程资源及源代码搜集、介绍的搜索网站,版权归原作者所有! 粤ICP备11031372号
1999-2046 搜珍网 All Rights Reserved.