文件名称:uart
介绍说明--下载内容来自于网络,使用问题请自行百度
基于Verilog HDL设计的UART
(系统自动生成,下载前可以参看下载内容)
下载文件列表
uart/8.8 URAT VHDL程序与仿真.doc
uart/FPGA实现UART串口通信最全资料/FPGA实现串行接口 RS232.doc
uart/FPGA实现UART串口通信最全资料/Uart/baud.bsf
uart/FPGA实现UART串口通信最全资料/Uart/baud.vhd
uart/FPGA实现UART串口通信最全资料/Uart/baud.vhd.bak
uart/FPGA实现UART串口通信最全资料/Uart/db/prev_cmp_Uart.qmsg
uart/FPGA实现UART串口通信最全资料/Uart/db/Uart.db_info
uart/FPGA实现UART串口通信最全资料/Uart/db/Uart.eco.cdb
uart/FPGA实现UART串口通信最全资料/Uart/db/Uart.sld_design_entry.sci
uart/FPGA实现UART串口通信最全资料/Uart/reciever.bsf
uart/FPGA实现UART串口通信最全资料/Uart/reciever.vhd
uart/FPGA实现UART串口通信最全资料/Uart/transfer.bsf
uart/FPGA实现UART串口通信最全资料/Uart/transfer.vhd
uart/FPGA实现UART串口通信最全资料/Uart/Uart.asm.rpt
uart/FPGA实现UART串口通信最全资料/Uart/Uart.bdf
uart/FPGA实现UART串口通信最全资料/Uart/Uart.done
uart/FPGA实现UART串口通信最全资料/Uart/Uart.fit.rpt
uart/FPGA实现UART串口通信最全资料/Uart/Uart.fit.smsg
uart/FPGA实现UART串口通信最全资料/Uart/Uart.fit.summary
uart/FPGA实现UART串口通信最全资料/Uart/Uart.flow.rpt
uart/FPGA实现UART串口通信最全资料/Uart/Uart.map.rpt
uart/FPGA实现UART串口通信最全资料/Uart/Uart.map.summary
uart/FPGA实现UART串口通信最全资料/Uart/Uart.pin
uart/FPGA实现UART串口通信最全资料/Uart/Uart.pof
uart/FPGA实现UART串口通信最全资料/Uart/Uart.qpf
uart/FPGA实现UART串口通信最全资料/Uart/Uart.qsf
uart/FPGA实现UART串口通信最全资料/Uart/Uart.qws
uart/FPGA实现UART串口通信最全资料/Uart/Uart.sof
uart/FPGA实现UART串口通信最全资料/Uart/Uart.tan.rpt
uart/FPGA实现UART串口通信最全资料/Uart/Uart.tan.summary
uart/FPGA实现UART串口通信最全资料/Uart/Uart_assignment_defaults.qdf
uart/FPGA实现UART串口通信最全资料/串口调试助手V2.2.exe
uart/uart_fifo_design/db/altsyncram_0ol1.tdf
uart/uart_fifo_design/db/altsyncram_2ie1.tdf
uart/uart_fifo_design/db/a_dpfifo_gl71.tdf
uart/uart_fifo_design/db/a_fefifo_18e.tdf
uart/uart_fifo_design/db/cntr_hjb.tdf
uart/uart_fifo_design/db/cntr_tj7.tdf
uart/uart_fifo_design/db/dpram_8i51.tdf
uart/uart_fifo_design/db/logic_util_heursitic.dat
uart/uart_fifo_design/db/prev_cmp_uart_fifo_design.eda.qmsg
uart/uart_fifo_design/db/prev_cmp_uart_fifo_design.fit.qmsg
uart/uart_fifo_design/db/prev_cmp_uart_fifo_design.map.qmsg
uart/uart_fifo_design/db/prev_cmp_uart_fifo_design.qmsg
uart/uart_fifo_design/db/prev_cmp_uart_fifo_design.tan.qmsg
uart/uart_fifo_design/db/scfifo_9f71.tdf
uart/uart_fifo_design/db/uart_fifo_design.(0).cnf.cdb
uart/uart_fifo_design/db/uart_fifo_design.(0).cnf.hdb
uart/uart_fifo_design/db/uart_fifo_design.(1).cnf.cdb
uart/uart_fifo_design/db/uart_fifo_design.(1).cnf.hdb
uart/uart_fifo_design/db/uart_fifo_design.(10).cnf.cdb
uart/uart_fifo_design/db/uart_fifo_design.(10).cnf.hdb
uart/uart_fifo_design/db/uart_fifo_design.(11).cnf.cdb
uart/uart_fifo_design/db/uart_fifo_design.(11).cnf.hdb
uart/uart_fifo_design/db/uart_fifo_design.(12).cnf.cdb
uart/uart_fifo_design/db/uart_fifo_design.(12).cnf.hdb
uart/uart_fifo_design/db/uart_fifo_design.(13).cnf.cdb
uart/uart_fifo_design/db/uart_fifo_design.(13).cnf.hdb
uart/uart_fifo_design/db/uart_fifo_design.(14).cnf.cdb
uart/uart_fifo_design/db/uart_fifo_design.(14).cnf.hdb
uart/uart_fifo_design/db/uart_fifo_design.(15).cnf.cdb
uart/uart_fifo_design/db/uart_fifo_design.(15).cnf.hdb
uart/uart_fifo_design/db/uart_fifo_design.(16).cnf.cdb
uart/uart_fifo_design/db/uart_fifo_design.(16).cnf.hdb
uart/uart_fifo_design/db/uart_fifo_design.(2).cnf.cdb
uart/uart_fifo_design/db/uart_fifo_design.(2).cnf.hdb
uart/uart_fifo_design/db/uart_fifo_design.(3).cnf.cdb
uart/uart_fifo_design/db/uart_fifo_design.(3).cnf.hdb
uart/uart_fifo_design/db/uart_fifo_design.(4).cnf.cdb
uart/uart_fifo_design/db/uart_fifo_design.(4).cnf.hdb
uart/uart_fifo_design/db/uart_fifo_design.(5).cnf.cdb
uart/uart_fifo_design/db/uart_fifo_design.(5).cnf.hdb
uart/uart_fifo_design/db/uart_fifo_design.(6).cnf.cdb
uart/uart_fifo_design/db/uart_fifo_design.(6).cnf.hdb
uart/uart_fifo_design/db/uart_fifo_design.(7).cnf.cdb
uart/uart_fifo_design/db/uart_fifo_design.(7).cnf.hdb
uart/uart_fifo_design/db/uart_fifo_design.(8).cnf.cdb
uart/uart_fifo_design/db/uart_fifo_design.(8).cnf.hdb
uart/uart_fifo_design/db/uart_fifo_design.(9).cnf.cdb
uart/uart_fifo_design/db/uart_fifo_design.(9).cnf.hdb
uart/uart_fifo_design/db/uart_fifo_design.analyze_file.qmsg
uart/uart_fifo_design/db/uart_fifo_design.cbx.xml
uart/uart_fifo_design/db/uart_fifo_design.cmp.ecobp
uart/uart_fifo_design/db/uart_fifo_design.cmp.kpt
uart/uart_fifo_design/db/uart_fifo_design.cmp.rdb
uart/uart_fifo_design/db/uart_fifo_design.cmp0.ddb
uart/uart_fifo_design/db/uart_fifo_design.cmp_merge.kpt
uart/uart_fifo_design/db/uart_fifo_design.db_info
uart/uart_fifo_design/db/uart_fifo_design.eco.cdb
uart/uart_fifo_design/db/uart_fifo_design.eda.qmsg
uart/uart_fifo_design/db/uart_fifo_design.fit.qmsg
uart/uart_fifo_design/db/uart_fifo_design.hier_info
uart/uart_fifo_design/db/uart_fifo_design.hif
uart/uart_fifo_design/db/uart_fifo_design.lpc.html
uart/uart_fifo_design/db/uart_fifo_design.lpc.rdb
uart/uart_fifo_design/db/uart_fifo_design.lpc.txt
uart/uart_fifo_design/db/uart_fifo_design.map.bpm
uart/uart_fifo_design/db/uart_fifo_design.map.cdb
uart/uart_fifo_design/db/uart_fifo_design.map.ecobp
uart/uart_fifo_design/db/uart_fifo_design.map.hdb
uart/uart_fifo_design/db/uart_fifo_design.map.kpt
uart/uart_fifo_design/db/uart_fifo_design.map.logdb
uart/uart_fifo_design/db/uart_fifo_design.map.qmsg
uart/uart_fifo_design/db/uart_fifo_design.map_bb.cdb
uart/uart_fi
uart/FPGA实现UART串口通信最全资料/FPGA实现串行接口 RS232.doc
uart/FPGA实现UART串口通信最全资料/Uart/baud.bsf
uart/FPGA实现UART串口通信最全资料/Uart/baud.vhd
uart/FPGA实现UART串口通信最全资料/Uart/baud.vhd.bak
uart/FPGA实现UART串口通信最全资料/Uart/db/prev_cmp_Uart.qmsg
uart/FPGA实现UART串口通信最全资料/Uart/db/Uart.db_info
uart/FPGA实现UART串口通信最全资料/Uart/db/Uart.eco.cdb
uart/FPGA实现UART串口通信最全资料/Uart/db/Uart.sld_design_entry.sci
uart/FPGA实现UART串口通信最全资料/Uart/reciever.bsf
uart/FPGA实现UART串口通信最全资料/Uart/reciever.vhd
uart/FPGA实现UART串口通信最全资料/Uart/transfer.bsf
uart/FPGA实现UART串口通信最全资料/Uart/transfer.vhd
uart/FPGA实现UART串口通信最全资料/Uart/Uart.asm.rpt
uart/FPGA实现UART串口通信最全资料/Uart/Uart.bdf
uart/FPGA实现UART串口通信最全资料/Uart/Uart.done
uart/FPGA实现UART串口通信最全资料/Uart/Uart.fit.rpt
uart/FPGA实现UART串口通信最全资料/Uart/Uart.fit.smsg
uart/FPGA实现UART串口通信最全资料/Uart/Uart.fit.summary
uart/FPGA实现UART串口通信最全资料/Uart/Uart.flow.rpt
uart/FPGA实现UART串口通信最全资料/Uart/Uart.map.rpt
uart/FPGA实现UART串口通信最全资料/Uart/Uart.map.summary
uart/FPGA实现UART串口通信最全资料/Uart/Uart.pin
uart/FPGA实现UART串口通信最全资料/Uart/Uart.pof
uart/FPGA实现UART串口通信最全资料/Uart/Uart.qpf
uart/FPGA实现UART串口通信最全资料/Uart/Uart.qsf
uart/FPGA实现UART串口通信最全资料/Uart/Uart.qws
uart/FPGA实现UART串口通信最全资料/Uart/Uart.sof
uart/FPGA实现UART串口通信最全资料/Uart/Uart.tan.rpt
uart/FPGA实现UART串口通信最全资料/Uart/Uart.tan.summary
uart/FPGA实现UART串口通信最全资料/Uart/Uart_assignment_defaults.qdf
uart/FPGA实现UART串口通信最全资料/串口调试助手V2.2.exe
uart/uart_fifo_design/db/altsyncram_0ol1.tdf
uart/uart_fifo_design/db/altsyncram_2ie1.tdf
uart/uart_fifo_design/db/a_dpfifo_gl71.tdf
uart/uart_fifo_design/db/a_fefifo_18e.tdf
uart/uart_fifo_design/db/cntr_hjb.tdf
uart/uart_fifo_design/db/cntr_tj7.tdf
uart/uart_fifo_design/db/dpram_8i51.tdf
uart/uart_fifo_design/db/logic_util_heursitic.dat
uart/uart_fifo_design/db/prev_cmp_uart_fifo_design.eda.qmsg
uart/uart_fifo_design/db/prev_cmp_uart_fifo_design.fit.qmsg
uart/uart_fifo_design/db/prev_cmp_uart_fifo_design.map.qmsg
uart/uart_fifo_design/db/prev_cmp_uart_fifo_design.qmsg
uart/uart_fifo_design/db/prev_cmp_uart_fifo_design.tan.qmsg
uart/uart_fifo_design/db/scfifo_9f71.tdf
uart/uart_fifo_design/db/uart_fifo_design.(0).cnf.cdb
uart/uart_fifo_design/db/uart_fifo_design.(0).cnf.hdb
uart/uart_fifo_design/db/uart_fifo_design.(1).cnf.cdb
uart/uart_fifo_design/db/uart_fifo_design.(1).cnf.hdb
uart/uart_fifo_design/db/uart_fifo_design.(10).cnf.cdb
uart/uart_fifo_design/db/uart_fifo_design.(10).cnf.hdb
uart/uart_fifo_design/db/uart_fifo_design.(11).cnf.cdb
uart/uart_fifo_design/db/uart_fifo_design.(11).cnf.hdb
uart/uart_fifo_design/db/uart_fifo_design.(12).cnf.cdb
uart/uart_fifo_design/db/uart_fifo_design.(12).cnf.hdb
uart/uart_fifo_design/db/uart_fifo_design.(13).cnf.cdb
uart/uart_fifo_design/db/uart_fifo_design.(13).cnf.hdb
uart/uart_fifo_design/db/uart_fifo_design.(14).cnf.cdb
uart/uart_fifo_design/db/uart_fifo_design.(14).cnf.hdb
uart/uart_fifo_design/db/uart_fifo_design.(15).cnf.cdb
uart/uart_fifo_design/db/uart_fifo_design.(15).cnf.hdb
uart/uart_fifo_design/db/uart_fifo_design.(16).cnf.cdb
uart/uart_fifo_design/db/uart_fifo_design.(16).cnf.hdb
uart/uart_fifo_design/db/uart_fifo_design.(2).cnf.cdb
uart/uart_fifo_design/db/uart_fifo_design.(2).cnf.hdb
uart/uart_fifo_design/db/uart_fifo_design.(3).cnf.cdb
uart/uart_fifo_design/db/uart_fifo_design.(3).cnf.hdb
uart/uart_fifo_design/db/uart_fifo_design.(4).cnf.cdb
uart/uart_fifo_design/db/uart_fifo_design.(4).cnf.hdb
uart/uart_fifo_design/db/uart_fifo_design.(5).cnf.cdb
uart/uart_fifo_design/db/uart_fifo_design.(5).cnf.hdb
uart/uart_fifo_design/db/uart_fifo_design.(6).cnf.cdb
uart/uart_fifo_design/db/uart_fifo_design.(6).cnf.hdb
uart/uart_fifo_design/db/uart_fifo_design.(7).cnf.cdb
uart/uart_fifo_design/db/uart_fifo_design.(7).cnf.hdb
uart/uart_fifo_design/db/uart_fifo_design.(8).cnf.cdb
uart/uart_fifo_design/db/uart_fifo_design.(8).cnf.hdb
uart/uart_fifo_design/db/uart_fifo_design.(9).cnf.cdb
uart/uart_fifo_design/db/uart_fifo_design.(9).cnf.hdb
uart/uart_fifo_design/db/uart_fifo_design.analyze_file.qmsg
uart/uart_fifo_design/db/uart_fifo_design.cbx.xml
uart/uart_fifo_design/db/uart_fifo_design.cmp.ecobp
uart/uart_fifo_design/db/uart_fifo_design.cmp.kpt
uart/uart_fifo_design/db/uart_fifo_design.cmp.rdb
uart/uart_fifo_design/db/uart_fifo_design.cmp0.ddb
uart/uart_fifo_design/db/uart_fifo_design.cmp_merge.kpt
uart/uart_fifo_design/db/uart_fifo_design.db_info
uart/uart_fifo_design/db/uart_fifo_design.eco.cdb
uart/uart_fifo_design/db/uart_fifo_design.eda.qmsg
uart/uart_fifo_design/db/uart_fifo_design.fit.qmsg
uart/uart_fifo_design/db/uart_fifo_design.hier_info
uart/uart_fifo_design/db/uart_fifo_design.hif
uart/uart_fifo_design/db/uart_fifo_design.lpc.html
uart/uart_fifo_design/db/uart_fifo_design.lpc.rdb
uart/uart_fifo_design/db/uart_fifo_design.lpc.txt
uart/uart_fifo_design/db/uart_fifo_design.map.bpm
uart/uart_fifo_design/db/uart_fifo_design.map.cdb
uart/uart_fifo_design/db/uart_fifo_design.map.ecobp
uart/uart_fifo_design/db/uart_fifo_design.map.hdb
uart/uart_fifo_design/db/uart_fifo_design.map.kpt
uart/uart_fifo_design/db/uart_fifo_design.map.logdb
uart/uart_fifo_design/db/uart_fifo_design.map.qmsg
uart/uart_fifo_design/db/uart_fifo_design.map_bb.cdb
uart/uart_fi
本网站为编程资源及源代码搜集、介绍的搜索网站,版权归原作者所有! 粤ICP备11031372号
1999-2046 搜珍网 All Rights Reserved.