文件名称:vga_verilog
-
所属分类:
- 标签属性:
- 上传时间:2015-07-13
-
文件大小:13.27mb
-
已下载:1次
-
提 供 者:
-
相关连接:无下载说明:别用迅雷下载,失败请重下,重下不扣分!
介绍说明--下载内容来自于网络,使用问题请自行百度
在DE1-SOC上运行的verilog HDL代码,可以驱动VGA显示彩条。quartus II 14.0可以直接使用-Verilog HDL code running on DE1-SOC, can drive VGA display color bars. quartus II 14.0 can be used directly
(系统自动生成,下载前可以参看下载内容)
下载文件列表
vga_verilog/c5_pin_model_dump.txt
vga_verilog/CLK_RST.v
vga_verilog/CLK_RST.v.bak
vga_verilog/DA_IF.v
vga_verilog/DA_IF.v.bak
vga_verilog/db/.cmp.kpt
vga_verilog/db/altsyncram_o784.tdf
vga_verilog/db/cmpr_99c.tdf
vga_verilog/db/cmpr_d9c.tdf
vga_verilog/db/cmpr_e9c.tdf
vga_verilog/db/cntr_29i.tdf
vga_verilog/db/cntr_49i.tdf
vga_verilog/db/cntr_82j.tdf
vga_verilog/db/cntr_kri.tdf
vga_verilog/db/decode_vnf.tdf
vga_verilog/db/ip/sld62b969af/alt_sld_fab.qip
vga_verilog/db/ip/sld62b969af/alt_sld_fab.sopcinfo
vga_verilog/db/ip/sld62b969af/alt_sld_fab.v
vga_verilog/db/ip/sld62b969af/alt_sld_fab__report.html
vga_verilog/db/ip/sld62b969af/alt_sld_fab__report.xml
vga_verilog/db/ip/sld62b969af/submodules/alt_sld_fab_ident.sv
vga_verilog/db/ip/sld62b969af/submodules/alt_sld_fab_presplit.sv
vga_verilog/db/ip/sld62b969af/submodules/alt_sld_fab_sldfabric.vhd
vga_verilog/db/ip/sld62b969af/submodules/alt_sld_fab_splitter.sv
vga_verilog/db/mux_flc.tdf
vga_verilog/db/prev_cmp_VGA_BAR.qmsg
vga_verilog/db/VGA_BAR.(0).cnf.cdb
vga_verilog/db/VGA_BAR.(0).cnf.hdb
vga_verilog/db/VGA_BAR.(1).cnf.cdb
vga_verilog/db/VGA_BAR.(1).cnf.hdb
vga_verilog/db/VGA_BAR.(10).cnf.cdb
vga_verilog/db/VGA_BAR.(10).cnf.hdb
vga_verilog/db/VGA_BAR.(11).cnf.cdb
vga_verilog/db/VGA_BAR.(11).cnf.hdb
vga_verilog/db/VGA_BAR.(12).cnf.cdb
vga_verilog/db/VGA_BAR.(12).cnf.hdb
vga_verilog/db/VGA_BAR.(13).cnf.cdb
vga_verilog/db/VGA_BAR.(13).cnf.hdb
vga_verilog/db/VGA_BAR.(14).cnf.cdb
vga_verilog/db/VGA_BAR.(14).cnf.hdb
vga_verilog/db/VGA_BAR.(15).cnf.cdb
vga_verilog/db/VGA_BAR.(15).cnf.hdb
vga_verilog/db/VGA_BAR.(16).cnf.cdb
vga_verilog/db/VGA_BAR.(16).cnf.hdb
vga_verilog/db/VGA_BAR.(17).cnf.cdb
vga_verilog/db/VGA_BAR.(17).cnf.hdb
vga_verilog/db/VGA_BAR.(18).cnf.cdb
vga_verilog/db/VGA_BAR.(18).cnf.hdb
vga_verilog/db/VGA_BAR.(19).cnf.cdb
vga_verilog/db/VGA_BAR.(19).cnf.hdb
vga_verilog/db/VGA_BAR.(2).cnf.cdb
vga_verilog/db/VGA_BAR.(2).cnf.hdb
vga_verilog/db/VGA_BAR.(20).cnf.cdb
vga_verilog/db/VGA_BAR.(20).cnf.hdb
vga_verilog/db/VGA_BAR.(21).cnf.cdb
vga_verilog/db/VGA_BAR.(21).cnf.hdb
vga_verilog/db/VGA_BAR.(22).cnf.cdb
vga_verilog/db/VGA_BAR.(22).cnf.hdb
vga_verilog/db/VGA_BAR.(23).cnf.cdb
vga_verilog/db/VGA_BAR.(23).cnf.hdb
vga_verilog/db/VGA_BAR.(24).cnf.cdb
vga_verilog/db/VGA_BAR.(24).cnf.hdb
vga_verilog/db/VGA_BAR.(25).cnf.cdb
vga_verilog/db/VGA_BAR.(25).cnf.hdb
vga_verilog/db/VGA_BAR.(26).cnf.cdb
vga_verilog/db/VGA_BAR.(26).cnf.hdb
vga_verilog/db/VGA_BAR.(27).cnf.cdb
vga_verilog/db/VGA_BAR.(27).cnf.hdb
vga_verilog/db/VGA_BAR.(28).cnf.cdb
vga_verilog/db/VGA_BAR.(28).cnf.hdb
vga_verilog/db/VGA_BAR.(29).cnf.cdb
vga_verilog/db/VGA_BAR.(29).cnf.hdb
vga_verilog/db/VGA_BAR.(3).cnf.cdb
vga_verilog/db/VGA_BAR.(3).cnf.hdb
vga_verilog/db/VGA_BAR.(30).cnf.cdb
vga_verilog/db/VGA_BAR.(30).cnf.hdb
vga_verilog/db/VGA_BAR.(31).cnf.cdb
vga_verilog/db/VGA_BAR.(31).cnf.hdb
vga_verilog/db/VGA_BAR.(32).cnf.cdb
vga_verilog/db/VGA_BAR.(32).cnf.hdb
vga_verilog/db/VGA_BAR.(33).cnf.cdb
vga_verilog/db/VGA_BAR.(33).cnf.hdb
vga_verilog/db/VGA_BAR.(34).cnf.cdb
vga_verilog/db/VGA_BAR.(34).cnf.hdb
vga_verilog/db/VGA_BAR.(35).cnf.cdb
vga_verilog/db/VGA_BAR.(35).cnf.hdb
vga_verilog/db/VGA_BAR.(36).cnf.cdb
vga_verilog/db/VGA_BAR.(36).cnf.hdb
vga_verilog/db/VGA_BAR.(37).cnf.cdb
vga_verilog/db/VGA_BAR.(37).cnf.hdb
vga_verilog/db/VGA_BAR.(38).cnf.cdb
vga_verilog/db/VGA_BAR.(38).cnf.hdb
vga_verilog/db/VGA_BAR.(39).cnf.cdb
vga_verilog/db/VGA_BAR.(39).cnf.hdb
vga_verilog/db/VGA_BAR.(4).cnf.cdb
vga_verilog/db/VGA_BAR.(4).cnf.hdb
vga_verilog/db/VGA_BAR.(40).cnf.cdb
vga_verilog/db/VGA_BAR.(40).cnf.hdb
vga_verilog/db/VGA_BAR.(41).cnf.cdb
vga_verilog/db/VGA_BAR.(41).cnf.hdb
vga_verilog/db/VGA_BAR.(42).cnf.cdb
vga_verilog/db/VGA_BAR.(42).cnf.hdb
vga_verilog/db/VGA_BAR.(43).cnf.cdb
vga_verilog/db/VGA_BAR.(43).cnf.hdb
vga_verilog/db/VGA_BAR.(44).cnf.cdb
vga_verilog/db/VGA_BAR.(44).cnf.hdb
vga_verilog/db/VGA_BAR.(45).cnf.cdb
vga_verilog/db/VGA_BAR.(45).cnf.hdb
vga_verilog/db/VGA_BAR.(46).cnf.cdb
vga_verilog/db/VGA_BAR.(46).cnf.hdb
vga_verilog/db/VGA_BAR.(47).cnf.cdb
vga_verilog/db/VGA_BAR.(47).cnf.hdb
vga_verilog/db/VGA_BAR.(48).cnf.cdb
vga_verilog/db/VGA_BAR.(48).cnf.hdb
vga_verilog/db/VGA_BAR.(49).cnf.cdb
vga_verilog/db/VGA_BAR.(49).cnf.hdb
vga_verilog/db/VGA_BAR.(5).cnf.cdb
vga_verilog/db/VGA_BAR.(5).cnf.hdb
vga_verilog/db/VGA_BAR.(50).cnf.cdb
vga_verilog/db/VGA_BAR.(50).cnf.hdb
vga_verilog/db/VGA_BAR.(51).cnf.cdb
vga_verilog/db/VGA_BAR.(51).cnf.hdb
vga_verilog/db/VGA_BAR.(52).cnf.cdb
vga_verilog/db/VGA_BAR.(52).cnf.hdb
vga_verilog/db/VGA_BAR.(53).cnf.cdb
vga_verilog/db/VGA_BAR.(53).cnf.hdb
vga_verilog/db/VGA_BAR.(54).cnf.cdb
vga_verilog/db/VGA_BAR.(54).cnf.hdb
vga_verilog/db/VGA_BAR.(55).cnf.cdb
vga_verilog/db/VGA_BAR.(55).cnf.hdb
vga_verilog/db/VGA_BAR.(56).cnf.cdb
vga_verilog/db/VGA_BAR.(56).cnf.hdb
vga_verilog/db/VGA_BAR.(57).cnf.cdb
vga_verilog/db/VGA_BAR.(57).cnf.hdb
vga_verilog/db/VGA_BAR.(58).cnf.cdb
vga_verilog/db/VGA_BAR.(58).cnf.hdb
vga_verilog/db/VGA_BAR.(6).cnf.cdb
vga_verilog/db/VGA_BAR.(6).cnf.hdb
vga_verilog/db/VGA_BAR.(7).cnf.cdb
vga_verilog/db/VGA_BAR.(7).cnf.hdb
vga_verilog/db/VGA_BAR.(8).cnf.cdb
vga_verilog/d
vga_verilog/CLK_RST.v
vga_verilog/CLK_RST.v.bak
vga_verilog/DA_IF.v
vga_verilog/DA_IF.v.bak
vga_verilog/db/.cmp.kpt
vga_verilog/db/altsyncram_o784.tdf
vga_verilog/db/cmpr_99c.tdf
vga_verilog/db/cmpr_d9c.tdf
vga_verilog/db/cmpr_e9c.tdf
vga_verilog/db/cntr_29i.tdf
vga_verilog/db/cntr_49i.tdf
vga_verilog/db/cntr_82j.tdf
vga_verilog/db/cntr_kri.tdf
vga_verilog/db/decode_vnf.tdf
vga_verilog/db/ip/sld62b969af/alt_sld_fab.qip
vga_verilog/db/ip/sld62b969af/alt_sld_fab.sopcinfo
vga_verilog/db/ip/sld62b969af/alt_sld_fab.v
vga_verilog/db/ip/sld62b969af/alt_sld_fab__report.html
vga_verilog/db/ip/sld62b969af/alt_sld_fab__report.xml
vga_verilog/db/ip/sld62b969af/submodules/alt_sld_fab_ident.sv
vga_verilog/db/ip/sld62b969af/submodules/alt_sld_fab_presplit.sv
vga_verilog/db/ip/sld62b969af/submodules/alt_sld_fab_sldfabric.vhd
vga_verilog/db/ip/sld62b969af/submodules/alt_sld_fab_splitter.sv
vga_verilog/db/mux_flc.tdf
vga_verilog/db/prev_cmp_VGA_BAR.qmsg
vga_verilog/db/VGA_BAR.(0).cnf.cdb
vga_verilog/db/VGA_BAR.(0).cnf.hdb
vga_verilog/db/VGA_BAR.(1).cnf.cdb
vga_verilog/db/VGA_BAR.(1).cnf.hdb
vga_verilog/db/VGA_BAR.(10).cnf.cdb
vga_verilog/db/VGA_BAR.(10).cnf.hdb
vga_verilog/db/VGA_BAR.(11).cnf.cdb
vga_verilog/db/VGA_BAR.(11).cnf.hdb
vga_verilog/db/VGA_BAR.(12).cnf.cdb
vga_verilog/db/VGA_BAR.(12).cnf.hdb
vga_verilog/db/VGA_BAR.(13).cnf.cdb
vga_verilog/db/VGA_BAR.(13).cnf.hdb
vga_verilog/db/VGA_BAR.(14).cnf.cdb
vga_verilog/db/VGA_BAR.(14).cnf.hdb
vga_verilog/db/VGA_BAR.(15).cnf.cdb
vga_verilog/db/VGA_BAR.(15).cnf.hdb
vga_verilog/db/VGA_BAR.(16).cnf.cdb
vga_verilog/db/VGA_BAR.(16).cnf.hdb
vga_verilog/db/VGA_BAR.(17).cnf.cdb
vga_verilog/db/VGA_BAR.(17).cnf.hdb
vga_verilog/db/VGA_BAR.(18).cnf.cdb
vga_verilog/db/VGA_BAR.(18).cnf.hdb
vga_verilog/db/VGA_BAR.(19).cnf.cdb
vga_verilog/db/VGA_BAR.(19).cnf.hdb
vga_verilog/db/VGA_BAR.(2).cnf.cdb
vga_verilog/db/VGA_BAR.(2).cnf.hdb
vga_verilog/db/VGA_BAR.(20).cnf.cdb
vga_verilog/db/VGA_BAR.(20).cnf.hdb
vga_verilog/db/VGA_BAR.(21).cnf.cdb
vga_verilog/db/VGA_BAR.(21).cnf.hdb
vga_verilog/db/VGA_BAR.(22).cnf.cdb
vga_verilog/db/VGA_BAR.(22).cnf.hdb
vga_verilog/db/VGA_BAR.(23).cnf.cdb
vga_verilog/db/VGA_BAR.(23).cnf.hdb
vga_verilog/db/VGA_BAR.(24).cnf.cdb
vga_verilog/db/VGA_BAR.(24).cnf.hdb
vga_verilog/db/VGA_BAR.(25).cnf.cdb
vga_verilog/db/VGA_BAR.(25).cnf.hdb
vga_verilog/db/VGA_BAR.(26).cnf.cdb
vga_verilog/db/VGA_BAR.(26).cnf.hdb
vga_verilog/db/VGA_BAR.(27).cnf.cdb
vga_verilog/db/VGA_BAR.(27).cnf.hdb
vga_verilog/db/VGA_BAR.(28).cnf.cdb
vga_verilog/db/VGA_BAR.(28).cnf.hdb
vga_verilog/db/VGA_BAR.(29).cnf.cdb
vga_verilog/db/VGA_BAR.(29).cnf.hdb
vga_verilog/db/VGA_BAR.(3).cnf.cdb
vga_verilog/db/VGA_BAR.(3).cnf.hdb
vga_verilog/db/VGA_BAR.(30).cnf.cdb
vga_verilog/db/VGA_BAR.(30).cnf.hdb
vga_verilog/db/VGA_BAR.(31).cnf.cdb
vga_verilog/db/VGA_BAR.(31).cnf.hdb
vga_verilog/db/VGA_BAR.(32).cnf.cdb
vga_verilog/db/VGA_BAR.(32).cnf.hdb
vga_verilog/db/VGA_BAR.(33).cnf.cdb
vga_verilog/db/VGA_BAR.(33).cnf.hdb
vga_verilog/db/VGA_BAR.(34).cnf.cdb
vga_verilog/db/VGA_BAR.(34).cnf.hdb
vga_verilog/db/VGA_BAR.(35).cnf.cdb
vga_verilog/db/VGA_BAR.(35).cnf.hdb
vga_verilog/db/VGA_BAR.(36).cnf.cdb
vga_verilog/db/VGA_BAR.(36).cnf.hdb
vga_verilog/db/VGA_BAR.(37).cnf.cdb
vga_verilog/db/VGA_BAR.(37).cnf.hdb
vga_verilog/db/VGA_BAR.(38).cnf.cdb
vga_verilog/db/VGA_BAR.(38).cnf.hdb
vga_verilog/db/VGA_BAR.(39).cnf.cdb
vga_verilog/db/VGA_BAR.(39).cnf.hdb
vga_verilog/db/VGA_BAR.(4).cnf.cdb
vga_verilog/db/VGA_BAR.(4).cnf.hdb
vga_verilog/db/VGA_BAR.(40).cnf.cdb
vga_verilog/db/VGA_BAR.(40).cnf.hdb
vga_verilog/db/VGA_BAR.(41).cnf.cdb
vga_verilog/db/VGA_BAR.(41).cnf.hdb
vga_verilog/db/VGA_BAR.(42).cnf.cdb
vga_verilog/db/VGA_BAR.(42).cnf.hdb
vga_verilog/db/VGA_BAR.(43).cnf.cdb
vga_verilog/db/VGA_BAR.(43).cnf.hdb
vga_verilog/db/VGA_BAR.(44).cnf.cdb
vga_verilog/db/VGA_BAR.(44).cnf.hdb
vga_verilog/db/VGA_BAR.(45).cnf.cdb
vga_verilog/db/VGA_BAR.(45).cnf.hdb
vga_verilog/db/VGA_BAR.(46).cnf.cdb
vga_verilog/db/VGA_BAR.(46).cnf.hdb
vga_verilog/db/VGA_BAR.(47).cnf.cdb
vga_verilog/db/VGA_BAR.(47).cnf.hdb
vga_verilog/db/VGA_BAR.(48).cnf.cdb
vga_verilog/db/VGA_BAR.(48).cnf.hdb
vga_verilog/db/VGA_BAR.(49).cnf.cdb
vga_verilog/db/VGA_BAR.(49).cnf.hdb
vga_verilog/db/VGA_BAR.(5).cnf.cdb
vga_verilog/db/VGA_BAR.(5).cnf.hdb
vga_verilog/db/VGA_BAR.(50).cnf.cdb
vga_verilog/db/VGA_BAR.(50).cnf.hdb
vga_verilog/db/VGA_BAR.(51).cnf.cdb
vga_verilog/db/VGA_BAR.(51).cnf.hdb
vga_verilog/db/VGA_BAR.(52).cnf.cdb
vga_verilog/db/VGA_BAR.(52).cnf.hdb
vga_verilog/db/VGA_BAR.(53).cnf.cdb
vga_verilog/db/VGA_BAR.(53).cnf.hdb
vga_verilog/db/VGA_BAR.(54).cnf.cdb
vga_verilog/db/VGA_BAR.(54).cnf.hdb
vga_verilog/db/VGA_BAR.(55).cnf.cdb
vga_verilog/db/VGA_BAR.(55).cnf.hdb
vga_verilog/db/VGA_BAR.(56).cnf.cdb
vga_verilog/db/VGA_BAR.(56).cnf.hdb
vga_verilog/db/VGA_BAR.(57).cnf.cdb
vga_verilog/db/VGA_BAR.(57).cnf.hdb
vga_verilog/db/VGA_BAR.(58).cnf.cdb
vga_verilog/db/VGA_BAR.(58).cnf.hdb
vga_verilog/db/VGA_BAR.(6).cnf.cdb
vga_verilog/db/VGA_BAR.(6).cnf.hdb
vga_verilog/db/VGA_BAR.(7).cnf.cdb
vga_verilog/db/VGA_BAR.(7).cnf.hdb
vga_verilog/db/VGA_BAR.(8).cnf.cdb
vga_verilog/d
本网站为编程资源及源代码搜集、介绍的搜索网站,版权归原作者所有! 粤ICP备11031372号
1999-2046 搜珍网 All Rights Reserved.