文件名称:FPGA-design-and-verification-using-Simulink
介绍说明--下载内容来自于网络,使用问题请自行百度
Xilinx System Generator for DSP is a MATLAB Simulink block set that facilitates system design.
Targeting Xilinx FPGAs within the familiar MATLAB environment, System Generator for DSP gives
you the ability to functionally simulate a design and use the MATLAB environment to verify bit- and
cycle-true models against the golden reference results. These reference results can be produced
either externally or inside the MATLAB environment, and you can target a Xilinx FPGA hardware
platform all within MATLAB. System Generator complements HDL design tasks by providing an
easily configured test bench for both functional-Xilinx System Generator for DSP is a MATLAB Simulink block set that facilitates system design.
Targeting Xilinx FPGAs within the familiar MATLAB environment, System Generator for DSP gives
you the ability to functionally simulate a design and use the MATLAB environment to verify bit- and
cycle-true models against the golden reference results. These reference results can be produced
either externally or inside the MATLAB environment, and you can target a Xilinx FPGA hardware
platform all within MATLAB. System Generator complements HDL design tasks by providing an
easily configured test bench for both functional
Targeting Xilinx FPGAs within the familiar MATLAB environment, System Generator for DSP gives
you the ability to functionally simulate a design and use the MATLAB environment to verify bit- and
cycle-true models against the golden reference results. These reference results can be produced
either externally or inside the MATLAB environment, and you can target a Xilinx FPGA hardware
platform all within MATLAB. System Generator complements HDL design tasks by providing an
easily configured test bench for both functional-Xilinx System Generator for DSP is a MATLAB Simulink block set that facilitates system design.
Targeting Xilinx FPGAs within the familiar MATLAB environment, System Generator for DSP gives
you the ability to functionally simulate a design and use the MATLAB environment to verify bit- and
cycle-true models against the golden reference results. These reference results can be produced
either externally or inside the MATLAB environment, and you can target a Xilinx FPGA hardware
platform all within MATLAB. System Generator complements HDL design tasks by providing an
easily configured test bench for both functional
(系统自动生成,下载前可以参看下载内容)
下载文件列表
FPGA-design-and-verification-using-Simulink.pdf
本网站为编程资源及源代码搜集、介绍的搜索网站,版权归原作者所有! 粤ICP备11031372号
1999-2046 搜珍网 All Rights Reserved.