文件名称:zedboard_zynq_design
-
所属分类:
- 标签属性:
- 上传时间:2015-10-16
-
文件大小:24.79mb
-
已下载:0次
-
提 供 者:
-
相关连接:无下载说明:别用迅雷下载,失败请重下,重下不扣分!
介绍说明--下载内容来自于网络,使用问题请自行百度
zedboard上pl+ps实现跑马灯,可以直接上板跑。zynq-xc7z020_glg484-zedboard ps+pl
(系统自动生成,下载前可以参看下载内容)
下载文件列表
zedboard_zynq_design/
zedboard_zynq_design/first_zynq_design.cache/
zedboard_zynq_design/first_zynq_design.cache/compile_simlib/
zedboard_zynq_design/first_zynq_design.cache/wt/
zedboard_zynq_design/first_zynq_design.cache/wt/java_command_handlers.wdf
zedboard_zynq_design/first_zynq_design.cache/wt/synthesis.wdf
zedboard_zynq_design/first_zynq_design.cache/wt/webtalk_pa.xml
zedboard_zynq_design/first_zynq_design.runs/
zedboard_zynq_design/first_zynq_design.runs/.jobs/
zedboard_zynq_design/first_zynq_design.runs/.jobs/vrs_config_1.xml
zedboard_zynq_design/first_zynq_design.runs/impl_1/
zedboard_zynq_design/first_zynq_design.runs/impl_1/.init_design.begin.rst
zedboard_zynq_design/first_zynq_design.runs/impl_1/.init_design.end.rst
zedboard_zynq_design/first_zynq_design.runs/impl_1/.opt_design.begin.rst
zedboard_zynq_design/first_zynq_design.runs/impl_1/.opt_design.end.rst
zedboard_zynq_design/first_zynq_design.runs/impl_1/.place_design.begin.rst
zedboard_zynq_design/first_zynq_design.runs/impl_1/.place_design.end.rst
zedboard_zynq_design/first_zynq_design.runs/impl_1/.route_design.begin.rst
zedboard_zynq_design/first_zynq_design.runs/impl_1/.route_design.end.rst
zedboard_zynq_design/first_zynq_design.runs/impl_1/.vivado.begin.rst
zedboard_zynq_design/first_zynq_design.runs/impl_1/.vivado.end.rst
zedboard_zynq_design/first_zynq_design.runs/impl_1/.Vivado_Implementation.queue.rst
zedboard_zynq_design/first_zynq_design.runs/impl_1/.write_bitstream.begin.rst
zedboard_zynq_design/first_zynq_design.runs/impl_1/.write_bitstream.end.rst
zedboard_zynq_design/first_zynq_design.runs/impl_1/.Xil/
zedboard_zynq_design/first_zynq_design.runs/impl_1/gen_run.xml
zedboard_zynq_design/first_zynq_design.runs/impl_1/htr.txt
zedboard_zynq_design/first_zynq_design.runs/impl_1/init_design.pb
zedboard_zynq_design/first_zynq_design.runs/impl_1/ISEWrap.js
zedboard_zynq_design/first_zynq_design.runs/impl_1/ISEWrap.sh
zedboard_zynq_design/first_zynq_design.runs/impl_1/opt_design.pb
zedboard_zynq_design/first_zynq_design.runs/impl_1/place_design.pb
zedboard_zynq_design/first_zynq_design.runs/impl_1/project.wdf
zedboard_zynq_design/first_zynq_design.runs/impl_1/route_design.pb
zedboard_zynq_design/first_zynq_design.runs/impl_1/rundef.js
zedboard_zynq_design/first_zynq_design.runs/impl_1/runme.bat
zedboard_zynq_design/first_zynq_design.runs/impl_1/runme.log
zedboard_zynq_design/first_zynq_design.runs/impl_1/runme.sh
zedboard_zynq_design/first_zynq_design.runs/impl_1/usage_statistics_webtalk.html
zedboard_zynq_design/first_zynq_design.runs/impl_1/usage_statistics_webtalk.xml
zedboard_zynq_design/first_zynq_design.runs/impl_1/vivado.jou
zedboard_zynq_design/first_zynq_design.runs/impl_1/vivado.pb
zedboard_zynq_design/first_zynq_design.runs/impl_1/write_bitstream.pb
zedboard_zynq_design/first_zynq_design.runs/impl_1/zynq_system_1_wrapper.bit
zedboard_zynq_design/first_zynq_design.runs/impl_1/zynq_system_1_wrapper.sysdef
zedboard_zynq_design/first_zynq_design.runs/impl_1/zynq_system_1_wrapper.tcl
zedboard_zynq_design/first_zynq_design.runs/impl_1/zynq_system_1_wrapper.vdi
zedboard_zynq_design/first_zynq_design.runs/impl_1/zynq_system_1_wrapper_clock_utilization_placed.rpt
zedboard_zynq_design/first_zynq_design.runs/impl_1/zynq_system_1_wrapper_control_sets_placed.rpt
zedboard_zynq_design/first_zynq_design.runs/impl_1/zynq_system_1_wrapper_drc_opted.rpt
zedboard_zynq_design/first_zynq_design.runs/impl_1/zynq_system_1_wrapper_drc_routed.pb
zedboard_zynq_design/first_zynq_design.runs/impl_1/zynq_system_1_wrapper_drc_routed.rpt
zedboard_zynq_design/first_zynq_design.runs/impl_1/zynq_system_1_wrapper_io_placed.rpt
zedboard_zynq_design/first_zynq_design.runs/impl_1/zynq_system_1_wrapper_opt.dcp
zedboard_zynq_design/first_zynq_design.runs/impl_1/zynq_system_1_wrapper_placed.dcp
zedboard_zynq_design/first_zynq_design.runs/impl_1/zynq_system_1_wrapper_power_routed.rpt
zedboard_zynq_design/first_zynq_design.runs/impl_1/zynq_system_1_wrapper_power_summary_routed.pb
zedboard_zynq_design/first_zynq_design.runs/impl_1/zynq_system_1_wrapper_routed.dcp
zedboard_zynq_design/first_zynq_design.runs/impl_1/zynq_system_1_wrapper_route_status.pb
zedboard_zynq_design/first_zynq_design.runs/impl_1/zynq_system_1_wrapper_route_status.rpt
zedboard_zynq_design/first_zynq_design.runs/impl_1/zynq_system_1_wrapper_timing_summary_routed.rpt
zedboard_zynq_design/first_zynq_design.runs/impl_1/zynq_system_1_wrapper_timing_summary_routed.rpx
zedboard_zynq_design/first_zynq_design.runs/impl_1/zynq_system_1_wrapper_utilization_placed.pb
zedboard_zynq_design/first_zynq_design.runs/impl_1/zynq_system_1_wrapper_utilization_placed.rpt
zedboard_zynq_design/first_zynq_design.runs/synth_1/
zedboard_zynq_design/first_zynq_design.runs/synth_1/.vivado.begin.rst
zedboard_zynq_design/first_zynq_design.runs/synth_1/.vivado.end.rst
zedboard_zynq_design/first_zynq_design.runs/synth_1/.Vivado_Synthesis.queue.rst
zedboard_zynq_design/first_zynq_design.runs/synth_1/.Xil/
zedboard_zynq_design/first_zynq_design.runs/synth_1/.Xil/zynq_system_1_wrapper_propImpl.xdc
zedboard_zynq_design/first_zynq_design.runs/synth_1/dont
zedboard_zynq_design/first_zynq_design.cache/
zedboard_zynq_design/first_zynq_design.cache/compile_simlib/
zedboard_zynq_design/first_zynq_design.cache/wt/
zedboard_zynq_design/first_zynq_design.cache/wt/java_command_handlers.wdf
zedboard_zynq_design/first_zynq_design.cache/wt/synthesis.wdf
zedboard_zynq_design/first_zynq_design.cache/wt/webtalk_pa.xml
zedboard_zynq_design/first_zynq_design.runs/
zedboard_zynq_design/first_zynq_design.runs/.jobs/
zedboard_zynq_design/first_zynq_design.runs/.jobs/vrs_config_1.xml
zedboard_zynq_design/first_zynq_design.runs/impl_1/
zedboard_zynq_design/first_zynq_design.runs/impl_1/.init_design.begin.rst
zedboard_zynq_design/first_zynq_design.runs/impl_1/.init_design.end.rst
zedboard_zynq_design/first_zynq_design.runs/impl_1/.opt_design.begin.rst
zedboard_zynq_design/first_zynq_design.runs/impl_1/.opt_design.end.rst
zedboard_zynq_design/first_zynq_design.runs/impl_1/.place_design.begin.rst
zedboard_zynq_design/first_zynq_design.runs/impl_1/.place_design.end.rst
zedboard_zynq_design/first_zynq_design.runs/impl_1/.route_design.begin.rst
zedboard_zynq_design/first_zynq_design.runs/impl_1/.route_design.end.rst
zedboard_zynq_design/first_zynq_design.runs/impl_1/.vivado.begin.rst
zedboard_zynq_design/first_zynq_design.runs/impl_1/.vivado.end.rst
zedboard_zynq_design/first_zynq_design.runs/impl_1/.Vivado_Implementation.queue.rst
zedboard_zynq_design/first_zynq_design.runs/impl_1/.write_bitstream.begin.rst
zedboard_zynq_design/first_zynq_design.runs/impl_1/.write_bitstream.end.rst
zedboard_zynq_design/first_zynq_design.runs/impl_1/.Xil/
zedboard_zynq_design/first_zynq_design.runs/impl_1/gen_run.xml
zedboard_zynq_design/first_zynq_design.runs/impl_1/htr.txt
zedboard_zynq_design/first_zynq_design.runs/impl_1/init_design.pb
zedboard_zynq_design/first_zynq_design.runs/impl_1/ISEWrap.js
zedboard_zynq_design/first_zynq_design.runs/impl_1/ISEWrap.sh
zedboard_zynq_design/first_zynq_design.runs/impl_1/opt_design.pb
zedboard_zynq_design/first_zynq_design.runs/impl_1/place_design.pb
zedboard_zynq_design/first_zynq_design.runs/impl_1/project.wdf
zedboard_zynq_design/first_zynq_design.runs/impl_1/route_design.pb
zedboard_zynq_design/first_zynq_design.runs/impl_1/rundef.js
zedboard_zynq_design/first_zynq_design.runs/impl_1/runme.bat
zedboard_zynq_design/first_zynq_design.runs/impl_1/runme.log
zedboard_zynq_design/first_zynq_design.runs/impl_1/runme.sh
zedboard_zynq_design/first_zynq_design.runs/impl_1/usage_statistics_webtalk.html
zedboard_zynq_design/first_zynq_design.runs/impl_1/usage_statistics_webtalk.xml
zedboard_zynq_design/first_zynq_design.runs/impl_1/vivado.jou
zedboard_zynq_design/first_zynq_design.runs/impl_1/vivado.pb
zedboard_zynq_design/first_zynq_design.runs/impl_1/write_bitstream.pb
zedboard_zynq_design/first_zynq_design.runs/impl_1/zynq_system_1_wrapper.bit
zedboard_zynq_design/first_zynq_design.runs/impl_1/zynq_system_1_wrapper.sysdef
zedboard_zynq_design/first_zynq_design.runs/impl_1/zynq_system_1_wrapper.tcl
zedboard_zynq_design/first_zynq_design.runs/impl_1/zynq_system_1_wrapper.vdi
zedboard_zynq_design/first_zynq_design.runs/impl_1/zynq_system_1_wrapper_clock_utilization_placed.rpt
zedboard_zynq_design/first_zynq_design.runs/impl_1/zynq_system_1_wrapper_control_sets_placed.rpt
zedboard_zynq_design/first_zynq_design.runs/impl_1/zynq_system_1_wrapper_drc_opted.rpt
zedboard_zynq_design/first_zynq_design.runs/impl_1/zynq_system_1_wrapper_drc_routed.pb
zedboard_zynq_design/first_zynq_design.runs/impl_1/zynq_system_1_wrapper_drc_routed.rpt
zedboard_zynq_design/first_zynq_design.runs/impl_1/zynq_system_1_wrapper_io_placed.rpt
zedboard_zynq_design/first_zynq_design.runs/impl_1/zynq_system_1_wrapper_opt.dcp
zedboard_zynq_design/first_zynq_design.runs/impl_1/zynq_system_1_wrapper_placed.dcp
zedboard_zynq_design/first_zynq_design.runs/impl_1/zynq_system_1_wrapper_power_routed.rpt
zedboard_zynq_design/first_zynq_design.runs/impl_1/zynq_system_1_wrapper_power_summary_routed.pb
zedboard_zynq_design/first_zynq_design.runs/impl_1/zynq_system_1_wrapper_routed.dcp
zedboard_zynq_design/first_zynq_design.runs/impl_1/zynq_system_1_wrapper_route_status.pb
zedboard_zynq_design/first_zynq_design.runs/impl_1/zynq_system_1_wrapper_route_status.rpt
zedboard_zynq_design/first_zynq_design.runs/impl_1/zynq_system_1_wrapper_timing_summary_routed.rpt
zedboard_zynq_design/first_zynq_design.runs/impl_1/zynq_system_1_wrapper_timing_summary_routed.rpx
zedboard_zynq_design/first_zynq_design.runs/impl_1/zynq_system_1_wrapper_utilization_placed.pb
zedboard_zynq_design/first_zynq_design.runs/impl_1/zynq_system_1_wrapper_utilization_placed.rpt
zedboard_zynq_design/first_zynq_design.runs/synth_1/
zedboard_zynq_design/first_zynq_design.runs/synth_1/.vivado.begin.rst
zedboard_zynq_design/first_zynq_design.runs/synth_1/.vivado.end.rst
zedboard_zynq_design/first_zynq_design.runs/synth_1/.Vivado_Synthesis.queue.rst
zedboard_zynq_design/first_zynq_design.runs/synth_1/.Xil/
zedboard_zynq_design/first_zynq_design.runs/synth_1/.Xil/zynq_system_1_wrapper_propImpl.xdc
zedboard_zynq_design/first_zynq_design.runs/synth_1/dont
本网站为编程资源及源代码搜集、介绍的搜索网站,版权归原作者所有! 粤ICP备11031372号
1999-2046 搜珍网 All Rights Reserved.