文件名称:fpga1024
-
所属分类:
- 标签属性:
- 上传时间:2015-12-04
-
文件大小:12.53mb
-
已下载:0次
-
提 供 者:
-
相关连接:无下载说明:别用迅雷下载,失败请重下,重下不扣分!
介绍说明--下载内容来自于网络,使用问题请自行百度
串口汉明编码vhdl语音的实现,有源程序-Serial Hamming encoding
(系统自动生成,下载前可以参看下载内容)
下载文件列表
fpga1024/FPGA/test1/db/logic_util_heursitic.dat
fpga1024/FPGA/test1/db/prev_cmp_test1.qmsg
fpga1024/FPGA/test1/db/test1.(0).cnf.cdb
fpga1024/FPGA/test1/db/test1.(0).cnf.hdb
fpga1024/FPGA/test1/db/test1.asm.qmsg
fpga1024/FPGA/test1/db/test1.asm.rdb
fpga1024/FPGA/test1/db/test1.asm_labs.ddb
fpga1024/FPGA/test1/db/test1.cbx.xml
fpga1024/FPGA/test1/db/test1.cmp.bpm
fpga1024/FPGA/test1/db/test1.cmp.cdb
fpga1024/FPGA/test1/db/test1.cmp.hdb
fpga1024/FPGA/test1/db/test1.cmp.idb
fpga1024/FPGA/test1/db/test1.cmp.kpt
fpga1024/FPGA/test1/db/test1.cmp.logdb
fpga1024/FPGA/test1/db/test1.cmp.rdb
fpga1024/FPGA/test1/db/test1.cmp0.ddb
fpga1024/FPGA/test1/db/test1.cmp1.ddb
fpga1024/FPGA/test1/db/test1.cmp_merge.kpt
fpga1024/FPGA/test1/db/test1.db_info
fpga1024/FPGA/test1/db/test1.eda.qmsg
fpga1024/FPGA/test1/db/test1.fit.qmsg
fpga1024/FPGA/test1/db/test1.hier_info
fpga1024/FPGA/test1/db/test1.hif
fpga1024/FPGA/test1/db/test1.ipinfo
fpga1024/FPGA/test1/db/test1.lpc.html
fpga1024/FPGA/test1/db/test1.lpc.rdb
fpga1024/FPGA/test1/db/test1.lpc.txt
fpga1024/FPGA/test1/db/test1.map.ammdb
fpga1024/FPGA/test1/db/test1.map.bpm
fpga1024/FPGA/test1/db/test1.map.cdb
fpga1024/FPGA/test1/db/test1.map.hdb
fpga1024/FPGA/test1/db/test1.map.kpt
fpga1024/FPGA/test1/db/test1.map.logdb
fpga1024/FPGA/test1/db/test1.map.qmsg
fpga1024/FPGA/test1/db/test1.map.rdb
fpga1024/FPGA/test1/db/test1.map_bb.cdb
fpga1024/FPGA/test1/db/test1.map_bb.hdb
fpga1024/FPGA/test1/db/test1.map_bb.logdb
fpga1024/FPGA/test1/db/test1.pplq.rdb
fpga1024/FPGA/test1/db/test1.pre_map.hdb
fpga1024/FPGA/test1/db/test1.pti_db_list.ddb
fpga1024/FPGA/test1/db/test1.root_partition.map.reg_db.cdb
fpga1024/FPGA/test1/db/test1.routing.rdb
fpga1024/FPGA/test1/db/test1.rpp.qmsg
fpga1024/FPGA/test1/db/test1.rtlv.hdb
fpga1024/FPGA/test1/db/test1.rtlv_sg.cdb
fpga1024/FPGA/test1/db/test1.rtlv_sg_swap.cdb
fpga1024/FPGA/test1/db/test1.sgate.rvd
fpga1024/FPGA/test1/db/test1.sgate_sm.rvd
fpga1024/FPGA/test1/db/test1.sgdiff.cdb
fpga1024/FPGA/test1/db/test1.sgdiff.hdb
fpga1024/FPGA/test1/db/test1.sld_design_entry.sci
fpga1024/FPGA/test1/db/test1.sld_design_entry_dsc.sci
fpga1024/FPGA/test1/db/test1.smart_action.txt
fpga1024/FPGA/test1/db/test1.sta.qmsg
fpga1024/FPGA/test1/db/test1.sta.rdb
fpga1024/FPGA/test1/db/test1.sta_cmp.6_slow.tdb
fpga1024/FPGA/test1/db/test1.syn_hier_info
fpga1024/FPGA/test1/db/test1.tis_db_list.ddb
fpga1024/FPGA/test1/db/test1.vpr.ammdb
fpga1024/FPGA/test1/incremental_db/compiled_partitions/test1.db_info
fpga1024/FPGA/test1/incremental_db/compiled_partitions/test1.root_partition.cmp.ammdb
fpga1024/FPGA/test1/incremental_db/compiled_partitions/test1.root_partition.cmp.cdb
fpga1024/FPGA/test1/incremental_db/compiled_partitions/test1.root_partition.cmp.dfp
fpga1024/FPGA/test1/incremental_db/compiled_partitions/test1.root_partition.cmp.hdb
fpga1024/FPGA/test1/incremental_db/compiled_partitions/test1.root_partition.cmp.kpt
fpga1024/FPGA/test1/incremental_db/compiled_partitions/test1.root_partition.cmp.logdb
fpga1024/FPGA/test1/incremental_db/compiled_partitions/test1.root_partition.cmp.rcfdb
fpga1024/FPGA/test1/incremental_db/compiled_partitions/test1.root_partition.map.cdb
fpga1024/FPGA/test1/incremental_db/compiled_partitions/test1.root_partition.map.dpi
fpga1024/FPGA/test1/incremental_db/compiled_partitions/test1.root_partition.map.hbdb.cdb
fpga1024/FPGA/test1/incremental_db/compiled_partitions/test1.root_partition.map.hbdb.hb_info
fpga1024/FPGA/test1/incremental_db/compiled_partitions/test1.root_partition.map.hbdb.hdb
fpga1024/FPGA/test1/incremental_db/compiled_partitions/test1.root_partition.map.hbdb.sig
fpga1024/FPGA/test1/incremental_db/compiled_partitions/test1.root_partition.map.hdb
fpga1024/FPGA/test1/incremental_db/compiled_partitions/test1.root_partition.map.kpt
fpga1024/FPGA/test1/incremental_db/README
fpga1024/FPGA/test1/output_files/test1.asm.rpt
fpga1024/FPGA/test1/output_files/test1.cdf
fpga1024/FPGA/test1/output_files/test1.done
fpga1024/FPGA/test1/output_files/test1.eda.rpt
fpga1024/FPGA/test1/output_files/test1.fit.rpt
fpga1024/FPGA/test1/output_files/test1.fit.smsg
fpga1024/FPGA/test1/output_files/test1.fit.summary
fpga1024/FPGA/test1/output_files/test1.flow.rpt
fpga1024/FPGA/test1/output_files/test1.jdi
fpga1024/FPGA/test1/output_files/test1.map.rpt
fpga1024/FPGA/test1/output_files/test1.map.summary
fpga1024/FPGA/test1/output_files/test1.pin
fpga1024/FPGA/test1/output_files/test1.pof
fpga1024/FPGA/test1/output_files/test1.sof
fpga1024/FPGA/test1/output_files/test1.sta.rpt
fpga1024/FPGA/test1/output_files/test1.sta.summary
fpga1024/FPGA/test1/simulation/modelsim/test1.sft
fpga1024/FPGA/test1/simulation/modelsim/test1.vho
fpga1024/FPGA/test1/simulation/modelsim/test1_fast.vho
fpga1024/FPGA/test1/simulation/modelsim/test1_modelsim.xrf
fpga1024/FPGA/test1/simulation/modelsim/test1_vhd.sdo
fpga1024/FPGA/test1/simulation/modelsim/test1_vhd_fast.sdo
fpga1024/FPGA/test1/test1.qpf
fpga1024/FPGA/test1/test1.qsf
fpga1024/FPGA/test1/test1.qws
fpga1024/FPGA/test1/test1.vhd
fpga1024/FPGA/test1/test1.vhd.bak
fpga1024/FPGA/test2/db/logic_util_heursitic.dat
fpga1024/FPGA/test2/db/prev_cmp_test
fpga1024/FPGA/test1/db/prev_cmp_test1.qmsg
fpga1024/FPGA/test1/db/test1.(0).cnf.cdb
fpga1024/FPGA/test1/db/test1.(0).cnf.hdb
fpga1024/FPGA/test1/db/test1.asm.qmsg
fpga1024/FPGA/test1/db/test1.asm.rdb
fpga1024/FPGA/test1/db/test1.asm_labs.ddb
fpga1024/FPGA/test1/db/test1.cbx.xml
fpga1024/FPGA/test1/db/test1.cmp.bpm
fpga1024/FPGA/test1/db/test1.cmp.cdb
fpga1024/FPGA/test1/db/test1.cmp.hdb
fpga1024/FPGA/test1/db/test1.cmp.idb
fpga1024/FPGA/test1/db/test1.cmp.kpt
fpga1024/FPGA/test1/db/test1.cmp.logdb
fpga1024/FPGA/test1/db/test1.cmp.rdb
fpga1024/FPGA/test1/db/test1.cmp0.ddb
fpga1024/FPGA/test1/db/test1.cmp1.ddb
fpga1024/FPGA/test1/db/test1.cmp_merge.kpt
fpga1024/FPGA/test1/db/test1.db_info
fpga1024/FPGA/test1/db/test1.eda.qmsg
fpga1024/FPGA/test1/db/test1.fit.qmsg
fpga1024/FPGA/test1/db/test1.hier_info
fpga1024/FPGA/test1/db/test1.hif
fpga1024/FPGA/test1/db/test1.ipinfo
fpga1024/FPGA/test1/db/test1.lpc.html
fpga1024/FPGA/test1/db/test1.lpc.rdb
fpga1024/FPGA/test1/db/test1.lpc.txt
fpga1024/FPGA/test1/db/test1.map.ammdb
fpga1024/FPGA/test1/db/test1.map.bpm
fpga1024/FPGA/test1/db/test1.map.cdb
fpga1024/FPGA/test1/db/test1.map.hdb
fpga1024/FPGA/test1/db/test1.map.kpt
fpga1024/FPGA/test1/db/test1.map.logdb
fpga1024/FPGA/test1/db/test1.map.qmsg
fpga1024/FPGA/test1/db/test1.map.rdb
fpga1024/FPGA/test1/db/test1.map_bb.cdb
fpga1024/FPGA/test1/db/test1.map_bb.hdb
fpga1024/FPGA/test1/db/test1.map_bb.logdb
fpga1024/FPGA/test1/db/test1.pplq.rdb
fpga1024/FPGA/test1/db/test1.pre_map.hdb
fpga1024/FPGA/test1/db/test1.pti_db_list.ddb
fpga1024/FPGA/test1/db/test1.root_partition.map.reg_db.cdb
fpga1024/FPGA/test1/db/test1.routing.rdb
fpga1024/FPGA/test1/db/test1.rpp.qmsg
fpga1024/FPGA/test1/db/test1.rtlv.hdb
fpga1024/FPGA/test1/db/test1.rtlv_sg.cdb
fpga1024/FPGA/test1/db/test1.rtlv_sg_swap.cdb
fpga1024/FPGA/test1/db/test1.sgate.rvd
fpga1024/FPGA/test1/db/test1.sgate_sm.rvd
fpga1024/FPGA/test1/db/test1.sgdiff.cdb
fpga1024/FPGA/test1/db/test1.sgdiff.hdb
fpga1024/FPGA/test1/db/test1.sld_design_entry.sci
fpga1024/FPGA/test1/db/test1.sld_design_entry_dsc.sci
fpga1024/FPGA/test1/db/test1.smart_action.txt
fpga1024/FPGA/test1/db/test1.sta.qmsg
fpga1024/FPGA/test1/db/test1.sta.rdb
fpga1024/FPGA/test1/db/test1.sta_cmp.6_slow.tdb
fpga1024/FPGA/test1/db/test1.syn_hier_info
fpga1024/FPGA/test1/db/test1.tis_db_list.ddb
fpga1024/FPGA/test1/db/test1.vpr.ammdb
fpga1024/FPGA/test1/incremental_db/compiled_partitions/test1.db_info
fpga1024/FPGA/test1/incremental_db/compiled_partitions/test1.root_partition.cmp.ammdb
fpga1024/FPGA/test1/incremental_db/compiled_partitions/test1.root_partition.cmp.cdb
fpga1024/FPGA/test1/incremental_db/compiled_partitions/test1.root_partition.cmp.dfp
fpga1024/FPGA/test1/incremental_db/compiled_partitions/test1.root_partition.cmp.hdb
fpga1024/FPGA/test1/incremental_db/compiled_partitions/test1.root_partition.cmp.kpt
fpga1024/FPGA/test1/incremental_db/compiled_partitions/test1.root_partition.cmp.logdb
fpga1024/FPGA/test1/incremental_db/compiled_partitions/test1.root_partition.cmp.rcfdb
fpga1024/FPGA/test1/incremental_db/compiled_partitions/test1.root_partition.map.cdb
fpga1024/FPGA/test1/incremental_db/compiled_partitions/test1.root_partition.map.dpi
fpga1024/FPGA/test1/incremental_db/compiled_partitions/test1.root_partition.map.hbdb.cdb
fpga1024/FPGA/test1/incremental_db/compiled_partitions/test1.root_partition.map.hbdb.hb_info
fpga1024/FPGA/test1/incremental_db/compiled_partitions/test1.root_partition.map.hbdb.hdb
fpga1024/FPGA/test1/incremental_db/compiled_partitions/test1.root_partition.map.hbdb.sig
fpga1024/FPGA/test1/incremental_db/compiled_partitions/test1.root_partition.map.hdb
fpga1024/FPGA/test1/incremental_db/compiled_partitions/test1.root_partition.map.kpt
fpga1024/FPGA/test1/incremental_db/README
fpga1024/FPGA/test1/output_files/test1.asm.rpt
fpga1024/FPGA/test1/output_files/test1.cdf
fpga1024/FPGA/test1/output_files/test1.done
fpga1024/FPGA/test1/output_files/test1.eda.rpt
fpga1024/FPGA/test1/output_files/test1.fit.rpt
fpga1024/FPGA/test1/output_files/test1.fit.smsg
fpga1024/FPGA/test1/output_files/test1.fit.summary
fpga1024/FPGA/test1/output_files/test1.flow.rpt
fpga1024/FPGA/test1/output_files/test1.jdi
fpga1024/FPGA/test1/output_files/test1.map.rpt
fpga1024/FPGA/test1/output_files/test1.map.summary
fpga1024/FPGA/test1/output_files/test1.pin
fpga1024/FPGA/test1/output_files/test1.pof
fpga1024/FPGA/test1/output_files/test1.sof
fpga1024/FPGA/test1/output_files/test1.sta.rpt
fpga1024/FPGA/test1/output_files/test1.sta.summary
fpga1024/FPGA/test1/simulation/modelsim/test1.sft
fpga1024/FPGA/test1/simulation/modelsim/test1.vho
fpga1024/FPGA/test1/simulation/modelsim/test1_fast.vho
fpga1024/FPGA/test1/simulation/modelsim/test1_modelsim.xrf
fpga1024/FPGA/test1/simulation/modelsim/test1_vhd.sdo
fpga1024/FPGA/test1/simulation/modelsim/test1_vhd_fast.sdo
fpga1024/FPGA/test1/test1.qpf
fpga1024/FPGA/test1/test1.qsf
fpga1024/FPGA/test1/test1.qws
fpga1024/FPGA/test1/test1.vhd
fpga1024/FPGA/test1/test1.vhd.bak
fpga1024/FPGA/test2/db/logic_util_heursitic.dat
fpga1024/FPGA/test2/db/prev_cmp_test
本网站为编程资源及源代码搜集、介绍的搜索网站,版权归原作者所有! 粤ICP备11031372号
1999-2046 搜珍网 All Rights Reserved.