This study presents a parallel very large scale integrated circuits architecture for an intra-predictor based on a fast 4 × 4

algorithm. For real-time scheduling, the proposed algorithm overcomes the data dependency between intra-prediction and intracoding,

thereby improving coding performance and reducing the number of coding cycles.