文件名称:VerilogHDL_Lift_Control
介绍说明--下载内容来自于网络,使用问题请自行百度
采用Verilog HDL语言编写的实用电梯控制器,这是一个在实验室里模拟的项目,分为主控制器与分控制器,主控制器完成运行方向、显示楼层、关开电梯门、与分控制器通讯等功能;分控制器是在每一层的设备,实现显示电梯当前所在楼层、接收乘客上升下降要求等功能。此代码对控制类相关的学习者价值很高,
(系统自动生成,下载前可以参看下载内容)
下载文件列表
VerilogHDL_Lift_Control/Master_Control/Door_Control/cmp_state.ini
VerilogHDL_Lift_Control/Master_Control/Door_Control/db/Door_Control.(0).cnf.cdb
VerilogHDL_Lift_Control/Master_Control/Door_Control/db/Door_Control.(0).cnf.hdb
VerilogHDL_Lift_Control/Master_Control/Door_Control/db/Door_Control.asm.qmsg
VerilogHDL_Lift_Control/Master_Control/Door_Control/db/Door_Control.cmp.cdb
VerilogHDL_Lift_Control/Master_Control/Door_Control/db/Door_Control.cmp.ddb
VerilogHDL_Lift_Control/Master_Control/Door_Control/db/Door_Control.cmp.hdb
VerilogHDL_Lift_Control/Master_Control/Door_Control/db/Door_Control.cmp.rdb
VerilogHDL_Lift_Control/Master_Control/Door_Control/db/Door_Control.cmp.tdb
VerilogHDL_Lift_Control/Master_Control/Door_Control/db/Door_Control.cmp0.ddb
VerilogHDL_Lift_Control/Master_Control/Door_Control/db/Door_Control.db_info
VerilogHDL_Lift_Control/Master_Control/Door_Control/db/Door_Control.eco.cdb
VerilogHDL_Lift_Control/Master_Control/Door_Control/db/Door_Control.eds_overflow
VerilogHDL_Lift_Control/Master_Control/Door_Control/db/Door_Control.fit.qmsg
VerilogHDL_Lift_Control/Master_Control/Door_Control/db/Door_Control.hier_info
VerilogHDL_Lift_Control/Master_Control/Door_Control/db/Door_Control.hif
VerilogHDL_Lift_Control/Master_Control/Door_Control/db/Door_Control.map.cdb
VerilogHDL_Lift_Control/Master_Control/Door_Control/db/Door_Control.map.hdb
VerilogHDL_Lift_Control/Master_Control/Door_Control/db/Door_Control.map.qmsg
VerilogHDL_Lift_Control/Master_Control/Door_Control/db/Door_Control.pre_map.cdb
VerilogHDL_Lift_Control/Master_Control/Door_Control/db/Door_Control.pre_map.hdb
VerilogHDL_Lift_Control/Master_Control/Door_Control/db/Door_Control.psp
VerilogHDL_Lift_Control/Master_Control/Door_Control/db/Door_Control.rtlv.hdb
VerilogHDL_Lift_Control/Master_Control/Door_Control/db/Door_Control.rtlv_sg.cdb
VerilogHDL_Lift_Control/Master_Control/Door_Control/db/Door_Control.rtlv_sg_swap.cdb
VerilogHDL_Lift_Control/Master_Control/Door_Control/db/Door_Control.sgdiff.cdb
VerilogHDL_Lift_Control/Master_Control/Door_Control/db/Door_Control.sgdiff.hdb
VerilogHDL_Lift_Control/Master_Control/Door_Control/db/Door_Control.sim.hdb
VerilogHDL_Lift_Control/Master_Control/Door_Control/db/Door_Control.sim.qmsg
VerilogHDL_Lift_Control/Master_Control/Door_Control/db/Door_Control.sim.rdb
VerilogHDL_Lift_Control/Master_Control/Door_Control/db/Door_Control.sim.vwf
VerilogHDL_Lift_Control/Master_Control/Door_Control/db/Door_Control.sld_design_entry.sci
VerilogHDL_Lift_Control/Master_Control/Door_Control/db/Door_Control.sld_design_entry_dsc.sci
VerilogHDL_Lift_Control/Master_Control/Door_Control/db/Door_Control.syn_hier_info
VerilogHDL_Lift_Control/Master_Control/Door_Control/db/Door_Control.tan.qmsg
VerilogHDL_Lift_Control/Master_Control/Door_Control/db/Door_Control_cmp.qrpt
VerilogHDL_Lift_Control/Master_Control/Door_Control/db/Door_Control_sim.qrpt
VerilogHDL_Lift_Control/Master_Control/Door_Control/Door_Control.asm.rpt
VerilogHDL_Lift_Control/Master_Control/Door_Control/Door_Control.bsf
VerilogHDL_Lift_Control/Master_Control/Door_Control/Door_Control.done
VerilogHDL_Lift_Control/Master_Control/Door_Control/Door_Control.fit.eqn
VerilogHDL_Lift_Control/Master_Control/Door_Control/Door_Control.fit.rpt
VerilogHDL_Lift_Control/Master_Control/Door_Control/Door_Control.fit.summary
VerilogHDL_Lift_Control/Master_Control/Door_Control/Door_Control.flow.rpt
VerilogHDL_Lift_Control/Master_Control/Door_Control/Door_Control.map.eqn
VerilogHDL_Lift_Control/Master_Control/Door_Control/Door_Control.map.rpt
VerilogHDL_Lift_Control/Master_Control/Door_Control/Door_Control.map.summary
VerilogHDL_Lift_Control/Master_Control/Door_Control/Door_Control.pin
VerilogHDL_Lift_Control/Master_Control/Door_Control/Door_Control.pof
VerilogHDL_Lift_Control/Master_Control/Door_Control/Door_Control.qpf
VerilogHDL_Lift_Control/Master_Control/Door_Control/Door_Control.qsf
VerilogHDL_Lift_Control/Master_Control/Door_Control/Door_Control.qws
VerilogHDL_Lift_Control/Master_Control/Door_Control/Door_Control.sim.rpt
VerilogHDL_Lift_Control/Master_Control/Door_Control/Door_Control.tan.rpt
VerilogHDL_Lift_Control/Master_Control/Door_Control/Door_Control.tan.summary
VerilogHDL_Lift_Control/Master_Control/Door_Control/Door_Control.v
VerilogHDL_Lift_Control/Master_Control/Door_Control/Door_Control.vwf
VerilogHDL_Lift_Control/Master_Control/Floor_Select/cmp_state.ini
VerilogHDL_Lift_Control/Master_Control/Floor_Select/db/Floor_Select.(0).cnf.cdb
VerilogHDL_Lift_Control/Master_Control/Floor_Select/db/Floor_Select.(0).cnf.hdb
VerilogHDL_Lift_Control/Master_Control/Floor_Select/db/Floor_Select.asm.qmsg
VerilogHDL_Lift_Control/Master_Control/Floor_Select/db/Floor_Select.cmp.cdb
VerilogHDL_Lift_Control/Master_Control/Floor_Select/db/Floor_Select.cmp.ddb
VerilogHDL_Lift_Control/Master_Control/Floor_Select/db/Floor_Select.cmp.hdb
VerilogHDL_Lift_Control/Master_Control/Floor_Select/db/Floor_Select.cmp.rdb
VerilogHDL_Lift_Control/Master_Control/Floor_Select/db/Floor_Select.cmp.tdb
VerilogHDL_Lift_Control/Master_Control/Floor_Select/db/Floor_Select.cmp0.ddb
VerilogHDL_Lift_Control/Master_Control/Floo
VerilogHDL_Lift_Control/Master_Control/Door_Control/db/Door_Control.(0).cnf.cdb
VerilogHDL_Lift_Control/Master_Control/Door_Control/db/Door_Control.(0).cnf.hdb
VerilogHDL_Lift_Control/Master_Control/Door_Control/db/Door_Control.asm.qmsg
VerilogHDL_Lift_Control/Master_Control/Door_Control/db/Door_Control.cmp.cdb
VerilogHDL_Lift_Control/Master_Control/Door_Control/db/Door_Control.cmp.ddb
VerilogHDL_Lift_Control/Master_Control/Door_Control/db/Door_Control.cmp.hdb
VerilogHDL_Lift_Control/Master_Control/Door_Control/db/Door_Control.cmp.rdb
VerilogHDL_Lift_Control/Master_Control/Door_Control/db/Door_Control.cmp.tdb
VerilogHDL_Lift_Control/Master_Control/Door_Control/db/Door_Control.cmp0.ddb
VerilogHDL_Lift_Control/Master_Control/Door_Control/db/Door_Control.db_info
VerilogHDL_Lift_Control/Master_Control/Door_Control/db/Door_Control.eco.cdb
VerilogHDL_Lift_Control/Master_Control/Door_Control/db/Door_Control.eds_overflow
VerilogHDL_Lift_Control/Master_Control/Door_Control/db/Door_Control.fit.qmsg
VerilogHDL_Lift_Control/Master_Control/Door_Control/db/Door_Control.hier_info
VerilogHDL_Lift_Control/Master_Control/Door_Control/db/Door_Control.hif
VerilogHDL_Lift_Control/Master_Control/Door_Control/db/Door_Control.map.cdb
VerilogHDL_Lift_Control/Master_Control/Door_Control/db/Door_Control.map.hdb
VerilogHDL_Lift_Control/Master_Control/Door_Control/db/Door_Control.map.qmsg
VerilogHDL_Lift_Control/Master_Control/Door_Control/db/Door_Control.pre_map.cdb
VerilogHDL_Lift_Control/Master_Control/Door_Control/db/Door_Control.pre_map.hdb
VerilogHDL_Lift_Control/Master_Control/Door_Control/db/Door_Control.psp
VerilogHDL_Lift_Control/Master_Control/Door_Control/db/Door_Control.rtlv.hdb
VerilogHDL_Lift_Control/Master_Control/Door_Control/db/Door_Control.rtlv_sg.cdb
VerilogHDL_Lift_Control/Master_Control/Door_Control/db/Door_Control.rtlv_sg_swap.cdb
VerilogHDL_Lift_Control/Master_Control/Door_Control/db/Door_Control.sgdiff.cdb
VerilogHDL_Lift_Control/Master_Control/Door_Control/db/Door_Control.sgdiff.hdb
VerilogHDL_Lift_Control/Master_Control/Door_Control/db/Door_Control.sim.hdb
VerilogHDL_Lift_Control/Master_Control/Door_Control/db/Door_Control.sim.qmsg
VerilogHDL_Lift_Control/Master_Control/Door_Control/db/Door_Control.sim.rdb
VerilogHDL_Lift_Control/Master_Control/Door_Control/db/Door_Control.sim.vwf
VerilogHDL_Lift_Control/Master_Control/Door_Control/db/Door_Control.sld_design_entry.sci
VerilogHDL_Lift_Control/Master_Control/Door_Control/db/Door_Control.sld_design_entry_dsc.sci
VerilogHDL_Lift_Control/Master_Control/Door_Control/db/Door_Control.syn_hier_info
VerilogHDL_Lift_Control/Master_Control/Door_Control/db/Door_Control.tan.qmsg
VerilogHDL_Lift_Control/Master_Control/Door_Control/db/Door_Control_cmp.qrpt
VerilogHDL_Lift_Control/Master_Control/Door_Control/db/Door_Control_sim.qrpt
VerilogHDL_Lift_Control/Master_Control/Door_Control/Door_Control.asm.rpt
VerilogHDL_Lift_Control/Master_Control/Door_Control/Door_Control.bsf
VerilogHDL_Lift_Control/Master_Control/Door_Control/Door_Control.done
VerilogHDL_Lift_Control/Master_Control/Door_Control/Door_Control.fit.eqn
VerilogHDL_Lift_Control/Master_Control/Door_Control/Door_Control.fit.rpt
VerilogHDL_Lift_Control/Master_Control/Door_Control/Door_Control.fit.summary
VerilogHDL_Lift_Control/Master_Control/Door_Control/Door_Control.flow.rpt
VerilogHDL_Lift_Control/Master_Control/Door_Control/Door_Control.map.eqn
VerilogHDL_Lift_Control/Master_Control/Door_Control/Door_Control.map.rpt
VerilogHDL_Lift_Control/Master_Control/Door_Control/Door_Control.map.summary
VerilogHDL_Lift_Control/Master_Control/Door_Control/Door_Control.pin
VerilogHDL_Lift_Control/Master_Control/Door_Control/Door_Control.pof
VerilogHDL_Lift_Control/Master_Control/Door_Control/Door_Control.qpf
VerilogHDL_Lift_Control/Master_Control/Door_Control/Door_Control.qsf
VerilogHDL_Lift_Control/Master_Control/Door_Control/Door_Control.qws
VerilogHDL_Lift_Control/Master_Control/Door_Control/Door_Control.sim.rpt
VerilogHDL_Lift_Control/Master_Control/Door_Control/Door_Control.tan.rpt
VerilogHDL_Lift_Control/Master_Control/Door_Control/Door_Control.tan.summary
VerilogHDL_Lift_Control/Master_Control/Door_Control/Door_Control.v
VerilogHDL_Lift_Control/Master_Control/Door_Control/Door_Control.vwf
VerilogHDL_Lift_Control/Master_Control/Floor_Select/cmp_state.ini
VerilogHDL_Lift_Control/Master_Control/Floor_Select/db/Floor_Select.(0).cnf.cdb
VerilogHDL_Lift_Control/Master_Control/Floor_Select/db/Floor_Select.(0).cnf.hdb
VerilogHDL_Lift_Control/Master_Control/Floor_Select/db/Floor_Select.asm.qmsg
VerilogHDL_Lift_Control/Master_Control/Floor_Select/db/Floor_Select.cmp.cdb
VerilogHDL_Lift_Control/Master_Control/Floor_Select/db/Floor_Select.cmp.ddb
VerilogHDL_Lift_Control/Master_Control/Floor_Select/db/Floor_Select.cmp.hdb
VerilogHDL_Lift_Control/Master_Control/Floor_Select/db/Floor_Select.cmp.rdb
VerilogHDL_Lift_Control/Master_Control/Floor_Select/db/Floor_Select.cmp.tdb
VerilogHDL_Lift_Control/Master_Control/Floor_Select/db/Floor_Select.cmp0.ddb
VerilogHDL_Lift_Control/Master_Control/Floo
本网站为编程资源及源代码搜集、介绍的搜索网站,版权归原作者所有! 粤ICP备11031372号
1999-2046 搜珍网 All Rights Reserved.