文件名称:dvbt2
-
所属分类:
- 标签属性:
- 上传时间:2016-07-13
-
文件大小:6.07mb
-
已下载:2次
-
提 供 者:
-
相关连接:无下载说明:别用迅雷下载,失败请重下,重下不扣分!
介绍说明--下载内容来自于网络,使用问题请自行百度
dvb-t2matlab开发代码,最新的,完整的仿真环境,可以直接开发使用,我就是使用这个代码完成了整个t2调制器的开发,现在已经产品化了,有不懂得,可以问我,QQ116164690-dvb-t2 matlab code , communication and simulation
(系统自动生成,下载前可以参看下载内容)
下载文件列表
sim/
sim/libm/
sim/libm/override_params.m
sim/libm/parse_result.m
sim/libm/set_params_for_case.m
sim/libm/set_vv_test_case_params.m
sim/libm/skip_blocks.m
sim/run.m
sim/test_dvbt2bl_basic/
sim/test_dvbt2bl_basic/src/
sim/test_dvbt2bl_basic/src/cfg/
sim/test_dvbt2bl_basic/src/cfg/cfg_indep_var.m
sim/test_dvbt2bl_basic/src/test_dvbt2bl_basic.m
sim/test_dvbt2bl_BBFin/
sim/test_dvbt2bl_BBFin/src/
sim/test_dvbt2bl_BBFin/src/test_dvbt2bl_BBFin.m
sim/test_dvbt2bl_ber_snr/
sim/test_dvbt2bl_ber_snr/result/
sim/test_dvbt2bl_ber_snr/result/logs/
sim/test_dvbt2bl_ber_snr/result/reports/
sim/test_dvbt2bl_ber_snr/result/reports/histogram_120913_1526.mat
sim/test_dvbt2bl_ber_snr/result/reports/histogram_120913_1527.mat
sim/test_dvbt2bl_ber_snr/result/reports/report_120913_1526.txt
sim/test_dvbt2bl_ber_snr/result/reports/report_120913_1527.txt
sim/test_dvbt2bl_ber_snr/src/
sim/test_dvbt2bl_ber_snr/src/cfg/
sim/test_dvbt2bl_ber_snr/src/cfg/cfg_indep_var.m
sim/test_dvbt2bl_ber_snr/src/cfg/cfg_scenario.m
sim/test_dvbt2bl_ber_snr/src/test_dvbt2bl_ber_snr.m
sim/test_dvbt2bl_ber_snr_dico/
sim/test_dvbt2bl_ber_snr_dico/result/
sim/test_dvbt2bl_ber_snr_dico/result/logs/
sim/test_dvbt2bl_ber_snr_dico/result/reports/
sim/test_dvbt2bl_ber_snr_dico/result/reports/report_120913_1538.txt
sim/test_dvbt2bl_ber_snr_dico/result/reports/report_120913_1548.txt
sim/test_dvbt2bl_ber_snr_dico/result/reports/res_scenarios_13-Sep-2012_15-48-43.mat
sim/test_dvbt2bl_ber_snr_dico/src/
sim/test_dvbt2bl_ber_snr_dico/src/cfg/
sim/test_dvbt2bl_ber_snr_dico/src/cfg/cfg_indep_var.m
sim/test_dvbt2bl_ber_snr_dico/src/cfg/cfg_scenario.m
sim/test_dvbt2bl_ber_snr_dico/src/summary.m
sim/test_dvbt2bl_ber_snr_dico/src/test_dvbt2bl_ber_snr_dico.m
sim/test_dvbt2bl_ber_snr_VV/
sim/test_dvbt2bl_ber_snr_VV/result/
sim/test_dvbt2bl_ber_snr_VV/result/logs/
sim/test_dvbt2bl_ber_snr_VV/result/reports/
sim/test_dvbt2bl_ber_snr_VV/result/reports/histogram_120913_1551.mat
sim/test_dvbt2bl_ber_snr_VV/result/reports/report_120913_1551.txt
sim/test_dvbt2bl_ber_snr_VV/src/
sim/test_dvbt2bl_ber_snr_VV/src/cfg/
sim/test_dvbt2bl_ber_snr_VV/src/cfg/cfg_indep_var.m
sim/test_dvbt2bl_ber_snr_VV/src/cfg/cfg_scenario_VV.m
sim/test_dvbt2bl_ber_snr_VV/src/test_dvbt2bl_ber_snr_VV.m
sim/test_dvbt2bl_ber_snr_VV_dico/
sim/test_dvbt2bl_ber_snr_VV_dico/result/
sim/test_dvbt2bl_ber_snr_VV_dico/result/logs/
sim/test_dvbt2bl_ber_snr_VV_dico/result/reports/
sim/test_dvbt2bl_ber_snr_VV_dico/result/reports/report_120913_1612.txt
sim/test_dvbt2bl_ber_snr_VV_dico/result/reports/res_scenarios_13-Sep-2012_16-12-07.mat
sim/test_dvbt2bl_ber_snr_VV_dico/src/
sim/test_dvbt2bl_ber_snr_VV_dico/src/cfg/
sim/test_dvbt2bl_ber_snr_VV_dico/src/cfg/cfg_indep_var.m
sim/test_dvbt2bl_ber_snr_VV_dico/src/cfg/cfg_scenario_VV.m
sim/test_dvbt2bl_ber_snr_VV_dico/src/summary.m
sim/test_dvbt2bl_ber_snr_VV_dico/src/test_dvbt2bl_ber_snr_VV_dico.m
sim/test_dvbt2bl_iqinput/
sim/test_dvbt2bl_iqinput/src/
sim/test_dvbt2bl_rbm/
sim/test_dvbt2bl_rbm/result/
sim/test_dvbt2bl_rbm/result/logs/
sim/test_dvbt2bl_rbm/result/reports/
sim/test_dvbt2bl_rbm/result/reports/report_120913_1623.txt
sim/test_dvbt2bl_rbm/result/reports/report_120913_1626.txt
sim/test_dvbt2bl_rbm/result/reports/report_120913_1627.txt
sim/test_dvbt2bl_rbm/src/
sim/test_dvbt2bl_rbm/src/test_dvbt2bl_rbm.m
sim/test_dvbt2bl_rbm_T2MIIn/
sim/test_dvbt2bl_rbm_T2MIIn/src/
sim/test_dvbt2bl_rbm_T2MIIn/src/MergeTSPS.m
sim/test_dvbt2bl_rbm_T2MIIn/src/test_dvbt2bl_rbm_T2MIIn.m
sim/test_dvbt2bl_T2MIin/
sim/test_dvbt2bl_T2MIin/result/
sim/test_dvbt2bl_T2MIin/result/logs/
sim/test_dvbt2bl_T2MIin/result/reports/
sim/test_dvbt2bl_T2MIin/result/reports/report_120913_1628.txt
sim/test_dvbt2bl_T2MIin/src/
sim/test_dvbt2bl_T2MIin/src/test_dvbt2bl_T2MIin.m
sim/test_dvbt2bl_TSin/
sim/test_dvbt2bl_TSin/src/
sim/test_dvbt2bl_TSin/src/test_dvbt2bl_TSin.m
sim/test_dvbt2bl_TSout/
sim/test_dvbt2bl_TSout/src/
sim/test_dvbt2bl_TSout/src/test_dvbt2bl_TSout.m
sim/test_dvbt2bl_VV/
sim/test_dvbt2bl_VV/result/
sim/test_dvbt2bl_VV/result/logs/
sim/test_dvbt2bl_VV/result/reports/
sim/test_dvbt2bl_VV/result/reports/report_120913_1622.txt
sim/test_dvbt2bl_VV/result/reports/report_160505_1412.txt
sim/test_dvbt2bl_VV/src/
sim/test_dvbt2bl_VV/src/parse_result_VV.m
sim/test_dvbt2bl_VV/src/test_dvbt2bl_VV.m
sim/test_dvbt2bl_VV/work/
sim/test_dvbt2bl_VV_parameter_check/
sim/test_dvbt2bl_VV_parameter_check/result/
sim/test_dvbt2bl_VV_parameter_check/result/logs/
sim/test_dvbt2bl_VV_parameter_check/result/reports/
sim/test_dvbt2bl_VV_parameter_check/result/reports/report_120913_1622.txt
sim/test_dvbt2bl_VV_parameter_check/src/
sim/test_dvbt2bl_VV_parameter_check/src/calcBufs.m
sim/test_dvbt2bl_VV_parameter_check/src/calculate_signal_properties.m
sim/test_dvbt2bl_VV_parameter_check/src/cfg/
sim/test_dvbt2bl_VV_parameter_check/src/check_params.m
sim/test_dvbt2bl_VV_parameter_check/src/djb_budget.m
sim/test_dvbt2bl_VV_parameter_check/src/test_dvbt2bl_VV_parameter_check.m
sim/test_dvbt2bl_VV_parameter_check/work/
sim/utl/
sim/utl/add_path.m
sim/utl/check_dir.m
sim/utl/clean_dir.m
sim/utl/clean_path.m
sim/utl/end_timecalc.m
sim/utl/init_tim
sim/libm/
sim/libm/override_params.m
sim/libm/parse_result.m
sim/libm/set_params_for_case.m
sim/libm/set_vv_test_case_params.m
sim/libm/skip_blocks.m
sim/run.m
sim/test_dvbt2bl_basic/
sim/test_dvbt2bl_basic/src/
sim/test_dvbt2bl_basic/src/cfg/
sim/test_dvbt2bl_basic/src/cfg/cfg_indep_var.m
sim/test_dvbt2bl_basic/src/test_dvbt2bl_basic.m
sim/test_dvbt2bl_BBFin/
sim/test_dvbt2bl_BBFin/src/
sim/test_dvbt2bl_BBFin/src/test_dvbt2bl_BBFin.m
sim/test_dvbt2bl_ber_snr/
sim/test_dvbt2bl_ber_snr/result/
sim/test_dvbt2bl_ber_snr/result/logs/
sim/test_dvbt2bl_ber_snr/result/reports/
sim/test_dvbt2bl_ber_snr/result/reports/histogram_120913_1526.mat
sim/test_dvbt2bl_ber_snr/result/reports/histogram_120913_1527.mat
sim/test_dvbt2bl_ber_snr/result/reports/report_120913_1526.txt
sim/test_dvbt2bl_ber_snr/result/reports/report_120913_1527.txt
sim/test_dvbt2bl_ber_snr/src/
sim/test_dvbt2bl_ber_snr/src/cfg/
sim/test_dvbt2bl_ber_snr/src/cfg/cfg_indep_var.m
sim/test_dvbt2bl_ber_snr/src/cfg/cfg_scenario.m
sim/test_dvbt2bl_ber_snr/src/test_dvbt2bl_ber_snr.m
sim/test_dvbt2bl_ber_snr_dico/
sim/test_dvbt2bl_ber_snr_dico/result/
sim/test_dvbt2bl_ber_snr_dico/result/logs/
sim/test_dvbt2bl_ber_snr_dico/result/reports/
sim/test_dvbt2bl_ber_snr_dico/result/reports/report_120913_1538.txt
sim/test_dvbt2bl_ber_snr_dico/result/reports/report_120913_1548.txt
sim/test_dvbt2bl_ber_snr_dico/result/reports/res_scenarios_13-Sep-2012_15-48-43.mat
sim/test_dvbt2bl_ber_snr_dico/src/
sim/test_dvbt2bl_ber_snr_dico/src/cfg/
sim/test_dvbt2bl_ber_snr_dico/src/cfg/cfg_indep_var.m
sim/test_dvbt2bl_ber_snr_dico/src/cfg/cfg_scenario.m
sim/test_dvbt2bl_ber_snr_dico/src/summary.m
sim/test_dvbt2bl_ber_snr_dico/src/test_dvbt2bl_ber_snr_dico.m
sim/test_dvbt2bl_ber_snr_VV/
sim/test_dvbt2bl_ber_snr_VV/result/
sim/test_dvbt2bl_ber_snr_VV/result/logs/
sim/test_dvbt2bl_ber_snr_VV/result/reports/
sim/test_dvbt2bl_ber_snr_VV/result/reports/histogram_120913_1551.mat
sim/test_dvbt2bl_ber_snr_VV/result/reports/report_120913_1551.txt
sim/test_dvbt2bl_ber_snr_VV/src/
sim/test_dvbt2bl_ber_snr_VV/src/cfg/
sim/test_dvbt2bl_ber_snr_VV/src/cfg/cfg_indep_var.m
sim/test_dvbt2bl_ber_snr_VV/src/cfg/cfg_scenario_VV.m
sim/test_dvbt2bl_ber_snr_VV/src/test_dvbt2bl_ber_snr_VV.m
sim/test_dvbt2bl_ber_snr_VV_dico/
sim/test_dvbt2bl_ber_snr_VV_dico/result/
sim/test_dvbt2bl_ber_snr_VV_dico/result/logs/
sim/test_dvbt2bl_ber_snr_VV_dico/result/reports/
sim/test_dvbt2bl_ber_snr_VV_dico/result/reports/report_120913_1612.txt
sim/test_dvbt2bl_ber_snr_VV_dico/result/reports/res_scenarios_13-Sep-2012_16-12-07.mat
sim/test_dvbt2bl_ber_snr_VV_dico/src/
sim/test_dvbt2bl_ber_snr_VV_dico/src/cfg/
sim/test_dvbt2bl_ber_snr_VV_dico/src/cfg/cfg_indep_var.m
sim/test_dvbt2bl_ber_snr_VV_dico/src/cfg/cfg_scenario_VV.m
sim/test_dvbt2bl_ber_snr_VV_dico/src/summary.m
sim/test_dvbt2bl_ber_snr_VV_dico/src/test_dvbt2bl_ber_snr_VV_dico.m
sim/test_dvbt2bl_iqinput/
sim/test_dvbt2bl_iqinput/src/
sim/test_dvbt2bl_rbm/
sim/test_dvbt2bl_rbm/result/
sim/test_dvbt2bl_rbm/result/logs/
sim/test_dvbt2bl_rbm/result/reports/
sim/test_dvbt2bl_rbm/result/reports/report_120913_1623.txt
sim/test_dvbt2bl_rbm/result/reports/report_120913_1626.txt
sim/test_dvbt2bl_rbm/result/reports/report_120913_1627.txt
sim/test_dvbt2bl_rbm/src/
sim/test_dvbt2bl_rbm/src/test_dvbt2bl_rbm.m
sim/test_dvbt2bl_rbm_T2MIIn/
sim/test_dvbt2bl_rbm_T2MIIn/src/
sim/test_dvbt2bl_rbm_T2MIIn/src/MergeTSPS.m
sim/test_dvbt2bl_rbm_T2MIIn/src/test_dvbt2bl_rbm_T2MIIn.m
sim/test_dvbt2bl_T2MIin/
sim/test_dvbt2bl_T2MIin/result/
sim/test_dvbt2bl_T2MIin/result/logs/
sim/test_dvbt2bl_T2MIin/result/reports/
sim/test_dvbt2bl_T2MIin/result/reports/report_120913_1628.txt
sim/test_dvbt2bl_T2MIin/src/
sim/test_dvbt2bl_T2MIin/src/test_dvbt2bl_T2MIin.m
sim/test_dvbt2bl_TSin/
sim/test_dvbt2bl_TSin/src/
sim/test_dvbt2bl_TSin/src/test_dvbt2bl_TSin.m
sim/test_dvbt2bl_TSout/
sim/test_dvbt2bl_TSout/src/
sim/test_dvbt2bl_TSout/src/test_dvbt2bl_TSout.m
sim/test_dvbt2bl_VV/
sim/test_dvbt2bl_VV/result/
sim/test_dvbt2bl_VV/result/logs/
sim/test_dvbt2bl_VV/result/reports/
sim/test_dvbt2bl_VV/result/reports/report_120913_1622.txt
sim/test_dvbt2bl_VV/result/reports/report_160505_1412.txt
sim/test_dvbt2bl_VV/src/
sim/test_dvbt2bl_VV/src/parse_result_VV.m
sim/test_dvbt2bl_VV/src/test_dvbt2bl_VV.m
sim/test_dvbt2bl_VV/work/
sim/test_dvbt2bl_VV_parameter_check/
sim/test_dvbt2bl_VV_parameter_check/result/
sim/test_dvbt2bl_VV_parameter_check/result/logs/
sim/test_dvbt2bl_VV_parameter_check/result/reports/
sim/test_dvbt2bl_VV_parameter_check/result/reports/report_120913_1622.txt
sim/test_dvbt2bl_VV_parameter_check/src/
sim/test_dvbt2bl_VV_parameter_check/src/calcBufs.m
sim/test_dvbt2bl_VV_parameter_check/src/calculate_signal_properties.m
sim/test_dvbt2bl_VV_parameter_check/src/cfg/
sim/test_dvbt2bl_VV_parameter_check/src/check_params.m
sim/test_dvbt2bl_VV_parameter_check/src/djb_budget.m
sim/test_dvbt2bl_VV_parameter_check/src/test_dvbt2bl_VV_parameter_check.m
sim/test_dvbt2bl_VV_parameter_check/work/
sim/utl/
sim/utl/add_path.m
sim/utl/check_dir.m
sim/utl/clean_dir.m
sim/utl/clean_path.m
sim/utl/end_timecalc.m
sim/utl/init_tim
本网站为编程资源及源代码搜集、介绍的搜索网站,版权归原作者所有! 粤ICP备11031372号
1999-2046 搜珍网 All Rights Reserved.