Lab 05/.Xil/
Lab 05/Lab 05.cache/
Lab 05/Lab 05.cache/compile_simlib/
Lab 05/Lab 05.cache/compile_simlib/activehdl/
Lab 05/Lab 05.cache/compile_simlib/ies/
Lab 05/Lab 05.cache/compile_simlib/modelsim/
Lab 05/Lab 05.cache/compile_simlib/questa/
Lab 05/Lab 05.cache/compile_simlib/riviera/
Lab 05/Lab 05.cache/compile_simlib/vcs/
Lab 05/Lab 05.cache/wt/
Lab 05/Lab 05.cache/wt/gui_resources.wdf
Lab 05/Lab 05.cache/wt/java_command_handlers.wdf
Lab 05/Lab 05.cache/wt/project.wpc
Lab 05/Lab 05.cache/wt/synthesis.wdf
Lab 05/Lab 05.cache/wt/synthesis_details.wdf
Lab 05/Lab 05.cache/wt/webtalk_pa.xml
Lab 05/Lab 05.cache/wt/xsim.wdf
Lab 05/Lab 05.hw/
Lab 05/Lab 05.hw/hw_1/
Lab 05/Lab 05.hw/hw_1/hw.xml
Lab 05/Lab 05.hw/hw_1/wave/
Lab 05/Lab 05.hw/Lab 05.lpr
Lab 05/Lab 05.ip_user_files/
Lab 05/Lab 05.ip_user_files/README.txt
Lab 05/Lab 05.runs/
Lab 05/Lab 05.runs/.jobs/
Lab 05/Lab 05.runs/.jobs/vrs_config_1.xml
Lab 05/Lab 05.runs/.jobs/vrs_config_10.xml
Lab 05/Lab 05.runs/.jobs/vrs_config_11.xml
Lab 05/Lab 05.runs/.jobs/vrs_config_12.xml
Lab 05/Lab 05.runs/.jobs/vrs_config_13.xml
Lab 05/Lab 05.runs/.jobs/vrs_config_14.xml
Lab 05/Lab 05.runs/.jobs/vrs_config_15.xml
Lab 05/Lab 05.runs/.jobs/vrs_config_16.xml
Lab 05/Lab 05.runs/.jobs/vrs_config_17.xml
Lab 05/Lab 05.runs/.jobs/vrs_config_18.xml
Lab 05/Lab 05.runs/.jobs/vrs_config_19.xml
Lab 05/Lab 05.runs/.jobs/vrs_config_2.xml
Lab 05/Lab 05.runs/.jobs/vrs_config_3.xml
Lab 05/Lab 05.runs/.jobs/vrs_config_4.xml
Lab 05/Lab 05.runs/.jobs/vrs_config_5.xml
Lab 05/Lab 05.runs/.jobs/vrs_config_6.xml
Lab 05/Lab 05.runs/.jobs/vrs_config_7.xml
Lab 05/Lab 05.runs/.jobs/vrs_config_8.xml
Lab 05/Lab 05.runs/.jobs/vrs_config_9.xml
Lab 05/Lab 05.runs/impl_1/
Lab 05/Lab 05.runs/impl_1/.init_design.begin.rst
Lab 05/Lab 05.runs/impl_1/.init_design.end.rst
Lab 05/Lab 05.runs/impl_1/.opt_design.begin.rst
Lab 05/Lab 05.runs/impl_1/.opt_design.end.rst
Lab 05/Lab 05.runs/impl_1/.place_design.begin.rst
Lab 05/Lab 05.runs/impl_1/.place_design.end.rst
Lab 05/Lab 05.runs/impl_1/.route_design.begin.rst
Lab 05/Lab 05.runs/impl_1/.route_design.end.rst
Lab 05/Lab 05.runs/impl_1/.vivado.begin.rst
Lab 05/Lab 05.runs/impl_1/.vivado.end.rst
Lab 05/Lab 05.runs/impl_1/.Vivado_Implementation.queue.rst
Lab 05/Lab 05.runs/impl_1/.Xil/
Lab 05/Lab 05.runs/impl_1/alu.tcl
Lab 05/Lab 05.runs/impl_1/alu.vdi
Lab 05/Lab 05.runs/impl_1/alu_clock_utilization_routed.rpt
Lab 05/Lab 05.runs/impl_1/alu_control_sets_placed.rpt
Lab 05/Lab 05.runs/impl_1/alu_drc_opted.rpt
Lab 05/Lab 05.runs/impl_1/alu_drc_routed.pb
Lab 05/Lab 05.runs/impl_1/alu_drc_routed.rpt
Lab 05/Lab 05.runs/impl_1/alu_drc_routed.rpx
Lab 05/Lab 05.runs/impl_1/alu_io_placed.rpt
Lab 05/Lab 05.runs/impl_1/alu_methodology_drc_routed.rpt
Lab 05/Lab 05.runs/impl_1/alu_methodology_drc_routed.rpx
Lab 05/Lab 05.runs/impl_1/alu_opt.dcp
Lab 05/Lab 05.runs/impl_1/alu_placed.dcp
Lab 05/Lab 05.runs/impl_1/alu_power_routed.rpt
Lab 05/Lab 05.runs/impl_1/alu_power_routed.rpx
Lab 05/Lab 05.runs/impl_1/alu_power_summary_routed.pb
Lab 05/Lab 05.runs/impl_1/alu_route_status.pb
Lab 05/Lab 05.runs/impl_1/alu_route_status.rpt
Lab 05/Lab 05.runs/impl_1/alu_routed.dcp
Lab 05/Lab 05.runs/impl_1/alu_timing_summary_routed.rpt
Lab 05/Lab 05.runs/impl_1/alu_timing_summary_routed.rpx
Lab 05/Lab 05.runs/impl_1/alu_utilization_placed.pb
Lab 05/Lab 05.runs/impl_1/alu_utilization_placed.rpt
Lab 05/Lab 05.runs/impl_1/gen_run.xml
Lab 05/Lab 05.runs/impl_1/htr.txt
Lab 05/Lab 05.runs/impl_1/init_design.pb
Lab 05/Lab 05.runs/impl_1/ISEWrap.js
Lab 05/Lab 05.runs/impl_1/ISEWrap.sh
Lab 05/Lab 05.runs/impl_1/opt_design.pb
Lab 05/Lab 05.runs/impl_1/place_design.pb
Lab 05/Lab 05.runs/impl_1/project.wdf
Lab 05/Lab 05.runs/impl_1/route_design.pb
Lab 05/Lab 05.runs/impl_1/rundef.js
Lab 05/Lab 05.runs/impl_1/runme.bat
Lab 05/Lab 05.runs/impl_1/runme.log
Lab 05/Lab 05.runs/impl_1/runme.sh
Lab 05/Lab 05.runs/impl_1/vivado.jou
Lab 05/Lab 05.runs/impl_1/vivado.pb
Lab 05/Lab 05.runs/impl_2/
Lab 05/Lab 05.runs/impl_2/alu_11964.backup.vdi
Lab 05/Lab 05.runs/impl_2/alu_13300.backup.vdi
Lab 05/Lab 05.runs/impl_2/alu_3164.backup.vdi
Lab 05/Lab 05.runs/impl_2/alu_3912.backup.vdi
Lab 05/Lab 05.runs/impl_2/alu_584.backup.vdi
Lab 05/Lab 05.runs/impl_2/init_design.pb
Lab 05/Lab 05.runs/impl_2/opt_design.pb
Lab 05/Lab 05.runs/impl_2/place_design.pb
Lab 05/Lab 05.runs/impl_2/route_design.pb
Lab 05/Lab 05.runs/impl_2/vivado_11964.backup.jou
Lab 05/Lab 05.runs/impl_2/vivado_13300.backup.jou
Lab 05/Lab 05.runs/impl_2/vivado_3164.backup.jou
Lab 05/Lab 05.runs/impl_2/vivado_3912.backup.jou
Lab 05/Lab 05.runs/impl_2/vivado_9972.backup.jou
Lab 05/Lab 05.runs/synth_1/
Lab 05/Lab 05.runs/synth_1/.vivado.begin.rst
Lab 05/Lab 05.runs/synth_1/.vivado.end.rst
Lab 05/Lab 05.runs/synth_1/.Vivado_Synthesis.queue.rst
Lab 05/Lab 05.runs/synth_1/.Xil/
Lab 05/Lab 05.runs/synth_1/alu.dcp
Lab 05/Lab 05.runs/synth_1/alu.tcl
Lab 05/Lab 05.runs/synth_1/alu.vds
Lab 05/Lab 05.runs/synth_1/alu_utilization_synth.pb
Lab 05/Lab 05.runs/synth_1/alu_utilization_synth.rpt
Lab 05/Lab 05.runs/synth_1/gen_run.xml
Lab 05/Lab 05.runs/synth_1/htr.txt
Lab 05/Lab 05.runs/synth_1/ISEWrap.