文件名称:uart_rx_tx_ok
-
所属分类:
- 标签属性:
- 上传时间:2017-04-09
-
文件大小:9.87mb
-
已下载:0次
-
提 供 者:
-
相关连接:无下载说明:别用迅雷下载,失败请重下,重下不扣分!
介绍说明--下载内容来自于网络,使用问题请自行百度
用于串口的接收和发送,不含校验位,直接将串口接受的数据进行发送,实现多字节发送和接收-It means for receiving and transmitting, excluding parity bit serial port, the serial data received directly transmitted, multi-byte transmission and reception
(系统自动生成,下载前可以参看下载内容)
下载文件列表
uart_rx_tx_ok/AX301SDRAM.tcl
uart_rx_tx_ok/db/.cmp.kpt
uart_rx_tx_ok/db/logic_util_heursitic.dat
uart_rx_tx_ok/db/prev_cmp_uart.qmsg
uart_rx_tx_ok/db/uart.(0).cnf.cdb
uart_rx_tx_ok/db/uart.(0).cnf.hdb
uart_rx_tx_ok/db/uart.(1).cnf.cdb
uart_rx_tx_ok/db/uart.(1).cnf.hdb
uart_rx_tx_ok/db/uart.(2).cnf.cdb
uart_rx_tx_ok/db/uart.(2).cnf.hdb
uart_rx_tx_ok/db/uart.(3).cnf.cdb
uart_rx_tx_ok/db/uart.(3).cnf.hdb
uart_rx_tx_ok/db/uart.asm.qmsg
uart_rx_tx_ok/db/uart.asm.rdb
uart_rx_tx_ok/db/uart.asm_labs.ddb
uart_rx_tx_ok/db/uart.cbx.xml
uart_rx_tx_ok/db/uart.cmp.bpm
uart_rx_tx_ok/db/uart.cmp.cdb
uart_rx_tx_ok/db/uart.cmp.hdb
uart_rx_tx_ok/db/uart.cmp.idb
uart_rx_tx_ok/db/uart.cmp.kpt
uart_rx_tx_ok/db/uart.cmp.rdb
uart_rx_tx_ok/db/uart.cmp_merge.kpt
uart_rx_tx_ok/db/uart.cycloneive_io_sim_cache.45um_ff_1200mv_0c_fast.hsd
uart_rx_tx_ok/db/uart.cycloneive_io_sim_cache.45um_ss_1200mv_0c_slow.hsd
uart_rx_tx_ok/db/uart.cycloneive_io_sim_cache.45um_ss_1200mv_85c_slow.hsd
uart_rx_tx_ok/db/uart.db_info
uart_rx_tx_ok/db/uart.eda.qmsg
uart_rx_tx_ok/db/uart.fit.qmsg
uart_rx_tx_ok/db/uart.hier_info
uart_rx_tx_ok/db/uart.hif
uart_rx_tx_ok/db/uart.ipinfo
uart_rx_tx_ok/db/uart.lpc.html
uart_rx_tx_ok/db/uart.lpc.rdb
uart_rx_tx_ok/db/uart.lpc.txt
uart_rx_tx_ok/db/uart.map.bpm
uart_rx_tx_ok/db/uart.map.cdb
uart_rx_tx_ok/db/uart.map.hdb
uart_rx_tx_ok/db/uart.map.kpt
uart_rx_tx_ok/db/uart.map.qmsg
uart_rx_tx_ok/db/uart.map.rdb
uart_rx_tx_ok/db/uart.map_bb.cdb
uart_rx_tx_ok/db/uart.map_bb.hdb
uart_rx_tx_ok/db/uart.pre_map.cdb
uart_rx_tx_ok/db/uart.pre_map.hdb
uart_rx_tx_ok/db/uart.qns
uart_rx_tx_ok/db/uart.root_partition.map.reg_db.cdb
uart_rx_tx_ok/db/uart.routing.rdb
uart_rx_tx_ok/db/uart.rpp.qmsg
uart_rx_tx_ok/db/uart.rtlv.hdb
uart_rx_tx_ok/db/uart.rtlv_sg.cdb
uart_rx_tx_ok/db/uart.rtlv_sg_swap.cdb
uart_rx_tx_ok/db/uart.sas
uart_rx_tx_ok/db/uart.sgate.rvd
uart_rx_tx_ok/db/uart.sgate_sm.rvd
uart_rx_tx_ok/db/uart.sgdiff.cdb
uart_rx_tx_ok/db/uart.sgdiff.hdb
uart_rx_tx_ok/db/uart.sld_design_entry.sci
uart_rx_tx_ok/db/uart.sld_design_entry_dsc.sci
uart_rx_tx_ok/db/uart.smart_action.txt
uart_rx_tx_ok/db/uart.sta.qmsg
uart_rx_tx_ok/db/uart.sta.rdb
uart_rx_tx_ok/db/uart.sta_cmp.8_slow_1200mv_85c.tdb
uart_rx_tx_ok/db/uart.syn_hier_info
uart_rx_tx_ok/db/uart.tiscmp.fastest_slow_1200mv_0c.ddb
uart_rx_tx_ok/db/uart.tiscmp.fastest_slow_1200mv_85c.ddb
uart_rx_tx_ok/db/uart.tiscmp.fast_1200mv_0c.ddb
uart_rx_tx_ok/db/uart.tiscmp.slow_1200mv_0c.ddb
uart_rx_tx_ok/db/uart.tiscmp.slow_1200mv_85c.ddb
uart_rx_tx_ok/db/uart.tis_db_list.ddb
uart_rx_tx_ok/db/uart.tmw_info
uart_rx_tx_ok/db/uart.vpr.ammdb
uart_rx_tx_ok/incremental_db/compiled_partitions/uart.db_info
uart_rx_tx_ok/incremental_db/compiled_partitions/uart.root_partition.cmp.ammdb
uart_rx_tx_ok/incremental_db/compiled_partitions/uart.root_partition.cmp.cdb
uart_rx_tx_ok/incremental_db/compiled_partitions/uart.root_partition.cmp.dfp
uart_rx_tx_ok/incremental_db/compiled_partitions/uart.root_partition.cmp.hdb
uart_rx_tx_ok/incremental_db/compiled_partitions/uart.root_partition.cmp.kpt
uart_rx_tx_ok/incremental_db/compiled_partitions/uart.root_partition.cmp.rcfdb
uart_rx_tx_ok/incremental_db/compiled_partitions/uart.root_partition.map.cdb
uart_rx_tx_ok/incremental_db/compiled_partitions/uart.root_partition.map.dpi
uart_rx_tx_ok/incremental_db/compiled_partitions/uart.root_partition.map.hbdb.cdb
uart_rx_tx_ok/incremental_db/compiled_partitions/uart.root_partition.map.hbdb.hb_info
uart_rx_tx_ok/incremental_db/compiled_partitions/uart.root_partition.map.hbdb.hdb
uart_rx_tx_ok/incremental_db/compiled_partitions/uart.root_partition.map.hbdb.sig
uart_rx_tx_ok/incremental_db/compiled_partitions/uart.root_partition.map.hdb
uart_rx_tx_ok/incremental_db/compiled_partitions/uart.root_partition.map.kpt
uart_rx_tx_ok/incremental_db/README
uart_rx_tx_ok/output_files/uart.asm.rpt
uart_rx_tx_ok/output_files/uart.cdf
uart_rx_tx_ok/output_files/uart.done
uart_rx_tx_ok/output_files/uart.eda.rpt
uart_rx_tx_ok/output_files/uart.fit.rpt
uart_rx_tx_ok/output_files/uart.fit.smsg
uart_rx_tx_ok/output_files/uart.fit.summary
uart_rx_tx_ok/output_files/uart.flow.rpt
uart_rx_tx_ok/output_files/uart.jdi
uart_rx_tx_ok/output_files/uart.map.rpt
uart_rx_tx_ok/output_files/uart.map.summary
uart_rx_tx_ok/output_files/uart.pin
uart_rx_tx_ok/output_files/uart.sof
uart_rx_tx_ok/output_files/uart.sta.rpt
uart_rx_tx_ok/output_files/uart.sta.summary
uart_rx_tx_ok/output_files/uart_top.v.bak
uart_rx_tx_ok/simulation/modelsim/modelsim.ini
uart_rx_tx_ok/simulation/modelsim/msim_transcript
uart_rx_tx_ok/simulation/modelsim/rtl_work/speed_select/verilog.asm64
uart_rx_tx_ok/simulation/modelsim/rtl_work/speed_select/verilog.rw64
uart_rx_tx_ok/simulation/modelsim/rtl_work/speed_select/_primary.dat
uart_rx_tx_ok/simulation/modelsim/rtl_work/speed_select/_primary.dbs
uart_rx_tx_ok/simulation/modelsim/rtl_work/speed_select/_primary.vhd
uart_rx_tx_ok/simulation/modelsim/rtl_work/uart_rx/verilog.asm64
uart_rx_tx_ok/simulation/modelsim/rtl_work/uart_rx/verilog.rw64
uart_rx_tx_ok/simulation/modelsim/rtl_work/uart_rx/_primary.dat
uart_rx_tx_ok/simulation/modelsim/rtl_work/uart_
uart_rx_tx_ok/db/.cmp.kpt
uart_rx_tx_ok/db/logic_util_heursitic.dat
uart_rx_tx_ok/db/prev_cmp_uart.qmsg
uart_rx_tx_ok/db/uart.(0).cnf.cdb
uart_rx_tx_ok/db/uart.(0).cnf.hdb
uart_rx_tx_ok/db/uart.(1).cnf.cdb
uart_rx_tx_ok/db/uart.(1).cnf.hdb
uart_rx_tx_ok/db/uart.(2).cnf.cdb
uart_rx_tx_ok/db/uart.(2).cnf.hdb
uart_rx_tx_ok/db/uart.(3).cnf.cdb
uart_rx_tx_ok/db/uart.(3).cnf.hdb
uart_rx_tx_ok/db/uart.asm.qmsg
uart_rx_tx_ok/db/uart.asm.rdb
uart_rx_tx_ok/db/uart.asm_labs.ddb
uart_rx_tx_ok/db/uart.cbx.xml
uart_rx_tx_ok/db/uart.cmp.bpm
uart_rx_tx_ok/db/uart.cmp.cdb
uart_rx_tx_ok/db/uart.cmp.hdb
uart_rx_tx_ok/db/uart.cmp.idb
uart_rx_tx_ok/db/uart.cmp.kpt
uart_rx_tx_ok/db/uart.cmp.rdb
uart_rx_tx_ok/db/uart.cmp_merge.kpt
uart_rx_tx_ok/db/uart.cycloneive_io_sim_cache.45um_ff_1200mv_0c_fast.hsd
uart_rx_tx_ok/db/uart.cycloneive_io_sim_cache.45um_ss_1200mv_0c_slow.hsd
uart_rx_tx_ok/db/uart.cycloneive_io_sim_cache.45um_ss_1200mv_85c_slow.hsd
uart_rx_tx_ok/db/uart.db_info
uart_rx_tx_ok/db/uart.eda.qmsg
uart_rx_tx_ok/db/uart.fit.qmsg
uart_rx_tx_ok/db/uart.hier_info
uart_rx_tx_ok/db/uart.hif
uart_rx_tx_ok/db/uart.ipinfo
uart_rx_tx_ok/db/uart.lpc.html
uart_rx_tx_ok/db/uart.lpc.rdb
uart_rx_tx_ok/db/uart.lpc.txt
uart_rx_tx_ok/db/uart.map.bpm
uart_rx_tx_ok/db/uart.map.cdb
uart_rx_tx_ok/db/uart.map.hdb
uart_rx_tx_ok/db/uart.map.kpt
uart_rx_tx_ok/db/uart.map.qmsg
uart_rx_tx_ok/db/uart.map.rdb
uart_rx_tx_ok/db/uart.map_bb.cdb
uart_rx_tx_ok/db/uart.map_bb.hdb
uart_rx_tx_ok/db/uart.pre_map.cdb
uart_rx_tx_ok/db/uart.pre_map.hdb
uart_rx_tx_ok/db/uart.qns
uart_rx_tx_ok/db/uart.root_partition.map.reg_db.cdb
uart_rx_tx_ok/db/uart.routing.rdb
uart_rx_tx_ok/db/uart.rpp.qmsg
uart_rx_tx_ok/db/uart.rtlv.hdb
uart_rx_tx_ok/db/uart.rtlv_sg.cdb
uart_rx_tx_ok/db/uart.rtlv_sg_swap.cdb
uart_rx_tx_ok/db/uart.sas
uart_rx_tx_ok/db/uart.sgate.rvd
uart_rx_tx_ok/db/uart.sgate_sm.rvd
uart_rx_tx_ok/db/uart.sgdiff.cdb
uart_rx_tx_ok/db/uart.sgdiff.hdb
uart_rx_tx_ok/db/uart.sld_design_entry.sci
uart_rx_tx_ok/db/uart.sld_design_entry_dsc.sci
uart_rx_tx_ok/db/uart.smart_action.txt
uart_rx_tx_ok/db/uart.sta.qmsg
uart_rx_tx_ok/db/uart.sta.rdb
uart_rx_tx_ok/db/uart.sta_cmp.8_slow_1200mv_85c.tdb
uart_rx_tx_ok/db/uart.syn_hier_info
uart_rx_tx_ok/db/uart.tiscmp.fastest_slow_1200mv_0c.ddb
uart_rx_tx_ok/db/uart.tiscmp.fastest_slow_1200mv_85c.ddb
uart_rx_tx_ok/db/uart.tiscmp.fast_1200mv_0c.ddb
uart_rx_tx_ok/db/uart.tiscmp.slow_1200mv_0c.ddb
uart_rx_tx_ok/db/uart.tiscmp.slow_1200mv_85c.ddb
uart_rx_tx_ok/db/uart.tis_db_list.ddb
uart_rx_tx_ok/db/uart.tmw_info
uart_rx_tx_ok/db/uart.vpr.ammdb
uart_rx_tx_ok/incremental_db/compiled_partitions/uart.db_info
uart_rx_tx_ok/incremental_db/compiled_partitions/uart.root_partition.cmp.ammdb
uart_rx_tx_ok/incremental_db/compiled_partitions/uart.root_partition.cmp.cdb
uart_rx_tx_ok/incremental_db/compiled_partitions/uart.root_partition.cmp.dfp
uart_rx_tx_ok/incremental_db/compiled_partitions/uart.root_partition.cmp.hdb
uart_rx_tx_ok/incremental_db/compiled_partitions/uart.root_partition.cmp.kpt
uart_rx_tx_ok/incremental_db/compiled_partitions/uart.root_partition.cmp.rcfdb
uart_rx_tx_ok/incremental_db/compiled_partitions/uart.root_partition.map.cdb
uart_rx_tx_ok/incremental_db/compiled_partitions/uart.root_partition.map.dpi
uart_rx_tx_ok/incremental_db/compiled_partitions/uart.root_partition.map.hbdb.cdb
uart_rx_tx_ok/incremental_db/compiled_partitions/uart.root_partition.map.hbdb.hb_info
uart_rx_tx_ok/incremental_db/compiled_partitions/uart.root_partition.map.hbdb.hdb
uart_rx_tx_ok/incremental_db/compiled_partitions/uart.root_partition.map.hbdb.sig
uart_rx_tx_ok/incremental_db/compiled_partitions/uart.root_partition.map.hdb
uart_rx_tx_ok/incremental_db/compiled_partitions/uart.root_partition.map.kpt
uart_rx_tx_ok/incremental_db/README
uart_rx_tx_ok/output_files/uart.asm.rpt
uart_rx_tx_ok/output_files/uart.cdf
uart_rx_tx_ok/output_files/uart.done
uart_rx_tx_ok/output_files/uart.eda.rpt
uart_rx_tx_ok/output_files/uart.fit.rpt
uart_rx_tx_ok/output_files/uart.fit.smsg
uart_rx_tx_ok/output_files/uart.fit.summary
uart_rx_tx_ok/output_files/uart.flow.rpt
uart_rx_tx_ok/output_files/uart.jdi
uart_rx_tx_ok/output_files/uart.map.rpt
uart_rx_tx_ok/output_files/uart.map.summary
uart_rx_tx_ok/output_files/uart.pin
uart_rx_tx_ok/output_files/uart.sof
uart_rx_tx_ok/output_files/uart.sta.rpt
uart_rx_tx_ok/output_files/uart.sta.summary
uart_rx_tx_ok/output_files/uart_top.v.bak
uart_rx_tx_ok/simulation/modelsim/modelsim.ini
uart_rx_tx_ok/simulation/modelsim/msim_transcript
uart_rx_tx_ok/simulation/modelsim/rtl_work/speed_select/verilog.asm64
uart_rx_tx_ok/simulation/modelsim/rtl_work/speed_select/verilog.rw64
uart_rx_tx_ok/simulation/modelsim/rtl_work/speed_select/_primary.dat
uart_rx_tx_ok/simulation/modelsim/rtl_work/speed_select/_primary.dbs
uart_rx_tx_ok/simulation/modelsim/rtl_work/speed_select/_primary.vhd
uart_rx_tx_ok/simulation/modelsim/rtl_work/uart_rx/verilog.asm64
uart_rx_tx_ok/simulation/modelsim/rtl_work/uart_rx/verilog.rw64
uart_rx_tx_ok/simulation/modelsim/rtl_work/uart_rx/_primary.dat
uart_rx_tx_ok/simulation/modelsim/rtl_work/uart_
本网站为编程资源及源代码搜集、介绍的搜索网站,版权归原作者所有! 粤ICP备11031372号
1999-2046 搜珍网 All Rights Reserved.