CDN加速镜像 | 设为首页 | 加入收藏夹
登陆 | 会员注册
当前位置： 首页 资源下载 源码下载 嵌入式/单片机编程 DSP编程
收藏

文件名称:Allegro

  • 所属分类：
    DSP编程
  • 标签属性：
    [PDF]
  • 上传时间：
    2008-10-13
  • 文件大小：
    15.31mb
  • 已下载：
    0次
  • 提 供 者：
    吴****
  • 相关连接：
    无
  • 下载说明：
    别用迅雷下载，失败请重下，重下不扣分！
修正介绍说明

介绍说明－－下载内容来自于网络，使用问题请自行百度

Allegro原理图和PCB
(系统自动生成,下载前可以参看下载内容)

下载文件列表

文件名大小更新时间
Allegro原理图和PCB/FusionStarterKit_Board_DesignFiles/FPGA硬仿真开发器.txt
Allegro原理图和PCB/FusionStarterKit_Board_DesignFiles/FusionStarterKit_Board_DesignFiles.rar
Allegro原理图和PCB/FusionStarterKit_Board_DesignFiles/s1715_assembly.rar
Allegro原理图和PCB/PA3_StarterKit_FPGA_DF/FPGA_Design/ADB_Files/A3P250.adb
Allegro原理图和PCB/PA3_StarterKit_FPGA_DF/FPGA_Design/ADB_Files/A3PE600.adb
Allegro原理图和PCB/PA3_StarterKit_FPGA_DF/FPGA_Design/ADB_Files/Emailing_ADB_Files.txt
Allegro原理图和PCB/PA3_StarterKit_FPGA_DF/FPGA_Design/ADB_Files/README.txt
Allegro原理图和PCB/PA3_StarterKit_FPGA_DF/FPGA_Design/constraint/TOP.pdc
Allegro原理图和PCB/PA3_StarterKit_FPGA_DF/FPGA_Design/README.txt
Allegro原理图和PCB/PA3_StarterKit_FPGA_DF/FPGA_Design/STAPL_Files/Emailing_STP_Files.txt
Allegro原理图和PCB/PA3_StarterKit_FPGA_DF/FPGA_Design/STAPL_Files/README.txt
Allegro原理图和PCB/PA3_StarterKit_FPGA_DF/FPGA_Design/STAPL_Files/TOP_A3P250.stp
Allegro原理图和PCB/PA3_StarterKit_FPGA_DF/FPGA_Design/STAPL_Files/TOP_A3PE600.stp
Allegro原理图和PCB/PA3_StarterKit_FPGA_DF/FPGA_Design/stimulus/BtimErrors.log
Allegro原理图和PCB/PA3_StarterKit_FPGA_DF/FPGA_Design/stimulus/test_tbench.bk
Allegro原理图和PCB/PA3_StarterKit_FPGA_DF/FPGA_Design/stimulus/test_tbench.btim
Allegro原理图和PCB/PA3_StarterKit_FPGA_DF/FPGA_Design/stimulus/test_tbench.vhd
Allegro原理图和PCB/PA3_StarterKit_FPGA_DF/FPGA_Design/stimulus/TOP.dsk
Allegro原理图和PCB/PA3_StarterKit_FPGA_DF/FPGA_Design/stimulus/TOP.hpj
Allegro原理图和PCB/PA3_StarterKit_FPGA_DF/FPGA_Design/stimulus/waveperl.log
Allegro原理图和PCB/PA3_StarterKit_FPGA_DF/FPGA_Design/synthesis/.recordref
Allegro原理图和PCB/PA3_StarterKit_FPGA_DF/FPGA_Design/synthesis/stdout.log
Allegro原理图和PCB/PA3_StarterKit_FPGA_DF/FPGA_Design/synthesis/syntmp/sap.log
Allegro原理图和PCB/PA3_StarterKit_FPGA_DF/FPGA_Design/synthesis/syntmp/TOP.msg
Allegro原理图和PCB/PA3_StarterKit_FPGA_DF/FPGA_Design/synthesis/syntmp/TOP.plg
Allegro原理图和PCB/PA3_StarterKit_FPGA_DF/FPGA_Design/synthesis/syntmp/TOP_flink.htm
Allegro原理图和PCB/PA3_StarterKit_FPGA_DF/FPGA_Design/synthesis/syntmp/TOP_srr.htm
Allegro原理图和PCB/PA3_StarterKit_FPGA_DF/FPGA_Design/synthesis/syntmp/TOP_toc.htm
Allegro原理图和PCB/PA3_StarterKit_FPGA_DF/FPGA_Design/synthesis/TOP.areasrr
Allegro原理图和PCB/PA3_StarterKit_FPGA_DF/FPGA_Design/synthesis/TOP.edn
Allegro原理图和PCB/PA3_StarterKit_FPGA_DF/FPGA_Design/synthesis/TOP.fse
Allegro原理图和PCB/PA3_StarterKit_FPGA_DF/FPGA_Design/synthesis/TOP.htm
Allegro原理图和PCB/PA3_StarterKit_FPGA_DF/FPGA_Design/synthesis/TOP.map
Allegro原理图和PCB/PA3_StarterKit_FPGA_DF/FPGA_Design/synthesis/TOP.sap
Allegro原理图和PCB/PA3_StarterKit_FPGA_DF/FPGA_Design/synthesis/TOP.sdf
Allegro原理图和PCB/PA3_StarterKit_FPGA_DF/FPGA_Design/synthesis/TOP.srd
Allegro原理图和PCB/PA3_StarterKit_FPGA_DF/FPGA_Design/synthesis/TOP.srm
Allegro原理图和PCB/PA3_StarterKit_FPGA_DF/FPGA_Design/synthesis/TOP.srr
Allegro原理图和PCB/PA3_StarterKit_FPGA_DF/FPGA_Design/synthesis/TOP.srs
Allegro原理图和PCB/PA3_StarterKit_FPGA_DF/FPGA_Design/synthesis/TOP.tap
Allegro原理图和PCB/PA3_StarterKit_FPGA_DF/FPGA_Design/synthesis/TOP.tlg
Allegro原理图和PCB/PA3_StarterKit_FPGA_DF/FPGA_Design/synthesis/TOP.vhd
Allegro原理图和PCB/PA3_StarterKit_FPGA_DF/FPGA_Design/synthesis/TOP_sdc.sdc
Allegro原理图和PCB/PA3_StarterKit_FPGA_DF/FPGA_Design/synthesis/TOP_syn.prj
Allegro原理图和PCB/PA3_StarterKit_FPGA_DF/FPGA_Design/synthesis/traplog.tlg
Allegro原理图和PCB/PA3_StarterKit_FPGA_DF/FPGA_Design/VHDL_Files/binary_counter.vhd
Allegro原理图和PCB/PA3_StarterKit_FPGA_DF/FPGA_Design/VHDL_Files/clockdiv.vhd
Allegro原理图和PCB/PA3_StarterKit_FPGA_DF/FPGA_Design/VHDL_Files/count8.vhd
Allegro原理图和PCB/PA3_StarterKit_FPGA_DF/FPGA_Design/VHDL_Files/Data_block.vhd
Allegro原理图和PCB/PA3_StarterKit_FPGA_DF/FPGA_Design/VHDL_Files/Data_to_LCD.vhd
Allegro原理图和PCB/PA3_StarterKit_FPGA_DF/FPGA_Design/VHDL_Files/LED_Flashing.vhd
Allegro原理图和PCB/PA3_StarterKit_FPGA_DF/FPGA_Design/VHDL_Files/mux2.vhd
Allegro原理图和PCB/PA3_StarterKit_FPGA_DF/FPGA_Design/VHDL_Files/my_clk_divider.vhd
Allegro原理图和PCB/PA3_StarterKit_FPGA_DF/FPGA_Design/VHDL_Files/Top.vhd
Allegro原理图和PCB/PA3_StarterKit_PCB_DF/PCB_Design/Board Layer PDF/bottom6mirror_pa3_rev3.pdf
Allegro原理图和PCB/PA3_StarterKit_PCB_DF/PCB_Design/Board Layer PDF/bottom6_pa3_rev3.pdf
Allegro原理图和PCB/PA3_StarterKit_PCB_DF/PCB_Design/Board Layer PDF/pa3e_brd_silk_bottom_mirror.pdf
Allegro原理图和PCB/PA3_StarterKit_PCB_DF/PCB_Design/Board Layer PDF/pa3e_brd_silk_top.pdf
Allegro原理图和PCB/PA3_StarterKit_PCB_DF/PCB_Design/Board Layer PDF/README.txt
Allegro原理图和PCB/PA3_StarterKit_PCB_DF/PCB_Design/Board Layer PDF/sig3_pa3_rev3.pdf
Allegro原理图和PCB/PA3_StarterKit_PCB_DF/PCB_Design/Board Layer PDF/sig4_pa3_rev3.pdf
Allegro原理图和PCB/PA3_StarterKit_PCB_DF/PCB_Design/Board Layer PDF/top1_pa3_rev3.pdf
Allegro原理图和PCB/PA3_StarterKit_PCB_DF/PCB_Design/Design Fab and Assembly Files/A3PE-A3P-EVAL-BRD1_design_files/07211421.did
Allegro原理图和PCB/PA3_StarterKit_PCB_DF/PCB_Design/Design Fab and Assembly Files/A3PE-A3P-EVAL-BRD1_design_files/allegro.jrl
Allegro原理图和PCB/PA3_StarterKit_PCB_DF/PCB_Design/Design Fab and Assembly Files/A3PE-A3P-EVAL-BRD1_design_files/allegro.jrl1
Allegro原理图和PCB/PA3_StarterKit_PCB_DF/PCB_Design/Design Fab and Assembly Files/A3PE-A3P-EVAL-BRD1_design_files/Imported S1649A_schematic.PRJPCB/PAGE01.

相关说明

  • 本站资源为会员上传分享交流与学习,如有侵犯您的权益,请联系我们删除.
  • 搜珍网是交换下载平台，只提供交流渠道，下载内容来自于网络，除下载问题外，其它问题请自行百度。更多...
  • 本站已设置防盗链，请勿用迅雷、QQ旋风等下载软件下载资源，下载后用WinRAR最新版进行解压.
  • 如果您发现内容无法下载，请稍后再次尝试；或换浏览器；或者到消费记录里找到下载记录反馈给我们.
  • 下载后发现下载的内容跟说明不相乎，请到消费记录里找到下载记录反馈给我们，经确认后退回积分.
  • 如下载前有疑问，可以通过点击"提供者"的名字，查看对方的联系方式，联系对方咨询.
查看所有评论

相关评论

暂无评论内容．

发表评论

*快速评论： 推荐 一般 有密码 和说明不符 不是源码或资料 文件不全 不能解压 纯粹是垃圾
*内　　容：
*验 证 码：
搜珍网 www.dssz.com