文件名称:lvds
-
所属分类:
- 标签属性:
- 上传时间:2017-07-07
-
文件大小:276kb
-
已下载:5次
-
提 供 者:
-
相关连接:无下载说明:别用迅雷下载,失败请重下,重下不扣分!
介绍说明--下载内容来自于网络,使用问题请自行百度
XILINX 官方的LVDS IP核,亲测可用。。。。。(XILINX official LVDS IP kernel, pro test available.....)
(系统自动生成,下载前可以参看下载内容)
下载文件列表
lvds
lvds\glbl.v
lvds\pic_tb.do
lvds\run.bat
lvds\tb_top5x2_7to1_sdr.v
lvds\tb_top5x2_7to1_sdr.v.bak
lvds\top5x2_7to1_sdr_rx.ucf
lvds\top5x2_7to1_sdr_rx.v
lvds\top5x2_7to1_sdr_tx.v
lvds\transcript
lvds\Verilog_macros
lvds\Verilog_macros\clock_generator_pll_7_to_1_diff_sdr.v
lvds\Verilog_macros\delay_controller_wrap.v
lvds\Verilog_macros\gearbox_4_to_7.v
lvds\Verilog_macros\gearbox_4_to_7_slave.v
lvds\Verilog_macros\n_x_serdes_1_to_7_mmcm_idelay_sdr.v
lvds\Verilog_macros\n_x_serdes_7_to_1_diff_sdr.v
lvds\Verilog_macros\serdes_1_to_7_mmcm_idelay_sdr.v
lvds\Verilog_macros\serdes_1_to_7_slave_idelay_sdr.v
lvds\Verilog_macros\serdes_7_to_1_diff_sdr.v
lvds\work
lvds\work\clock_generator_pll_7_to_1_diff_sdr
lvds\work\clock_generator_pll_7_to_1_diff_sdr\verilog.asm64
lvds\work\clock_generator_pll_7_to_1_diff_sdr\verilog.rw64
lvds\work\clock_generator_pll_7_to_1_diff_sdr\_primary.dat
lvds\work\clock_generator_pll_7_to_1_diff_sdr\_primary.dbs
lvds\work\clock_generator_pll_7_to_1_diff_sdr\_primary.vhd
lvds\work\delay_controller_wrap
lvds\work\delay_controller_wrap\verilog.asm64
lvds\work\delay_controller_wrap\verilog.rw64
lvds\work\delay_controller_wrap\_primary.dat
lvds\work\delay_controller_wrap\_primary.dbs
lvds\work\delay_controller_wrap\_primary.vhd
lvds\work\gearbox_4_to_7
lvds\work\gearbox_4_to_7\_primary.dat
lvds\work\gearbox_4_to_7\_primary.dbs
lvds\work\gearbox_4_to_7\_primary.vhd
lvds\work\gearbox_4_to_7_slave
lvds\work\gearbox_4_to_7_slave\_primary.dat
lvds\work\gearbox_4_to_7_slave\_primary.dbs
lvds\work\gearbox_4_to_7_slave\_primary.vhd
lvds\work\glbl
lvds\work\glbl\verilog.asm64
lvds\work\glbl\verilog.rw64
lvds\work\glbl\_primary.dat
lvds\work\glbl\_primary.dbs
lvds\work\glbl\_primary.vhd
lvds\work\n_x_serdes_1_to_7_mmcm_idelay_sdr
lvds\work\n_x_serdes_1_to_7_mmcm_idelay_sdr\verilog.asm64
lvds\work\n_x_serdes_1_to_7_mmcm_idelay_sdr\verilog.rw64
lvds\work\n_x_serdes_1_to_7_mmcm_idelay_sdr\_primary.dat
lvds\work\n_x_serdes_1_to_7_mmcm_idelay_sdr\_primary.dbs
lvds\work\n_x_serdes_1_to_7_mmcm_idelay_sdr\_primary.vhd
lvds\work\n_x_serdes_7_to_1_diff_sdr
lvds\work\n_x_serdes_7_to_1_diff_sdr\verilog.asm64
lvds\work\n_x_serdes_7_to_1_diff_sdr\verilog.rw64
lvds\work\n_x_serdes_7_to_1_diff_sdr\_primary.dat
lvds\work\n_x_serdes_7_to_1_diff_sdr\_primary.dbs
lvds\work\n_x_serdes_7_to_1_diff_sdr\_primary.vhd
lvds\work\serdes_1_to_7_mmcm_idelay_sdr
lvds\work\serdes_1_to_7_mmcm_idelay_sdr\verilog.asm64
lvds\work\serdes_1_to_7_mmcm_idelay_sdr\verilog.rw64
lvds\work\serdes_1_to_7_mmcm_idelay_sdr\_primary.dat
lvds\work\serdes_1_to_7_mmcm_idelay_sdr\_primary.dbs
lvds\work\serdes_1_to_7_mmcm_idelay_sdr\_primary.vhd
lvds\work\serdes_1_to_7_slave_idelay_sdr
lvds\work\serdes_1_to_7_slave_idelay_sdr\_primary.dat
lvds\work\serdes_1_to_7_slave_idelay_sdr\_primary.dbs
lvds\work\serdes_1_to_7_slave_idelay_sdr\_primary.vhd
lvds\work\serdes_7_to_1_diff_sdr
lvds\work\serdes_7_to_1_diff_sdr\verilog.asm64
lvds\work\serdes_7_to_1_diff_sdr\verilog.rw64
lvds\work\serdes_7_to_1_diff_sdr\_primary.dat
lvds\work\serdes_7_to_1_diff_sdr\_primary.dbs
lvds\work\serdes_7_to_1_diff_sdr\_primary.vhd
lvds\work\tb_top5x2_7to1_sdr
lvds\work\tb_top5x2_7to1_sdr\verilog.asm64
lvds\work\tb_top5x2_7to1_sdr\verilog.rw64
lvds\work\tb_top5x2_7to1_sdr\_primary.dat
lvds\work\tb_top5x2_7to1_sdr\_primary.dbs
lvds\work\tb_top5x2_7to1_sdr\_primary.vhd
lvds\work\top5x2_7to1_sdr_rx
lvds\work\top5x2_7to1_sdr_rx\verilog.asm64
lvds\work\top5x2_7to1_sdr_rx\verilog.rw64
lvds\work\top5x2_7to1_sdr_rx\_primary.dat
lvds\work\top5x2_7to1_sdr_rx\_primary.dbs
lvds\work\top5x2_7to1_sdr_rx\_primary.vhd
lvds\work\top5x2_7to1_sdr_tx
lvds\work\top5x2_7to1_sdr_tx\verilog.asm64
lvds\work\top5x2_7to1_sdr_tx\verilog.rw64
lvds\work\top5x2_7to1_sdr_tx\_primary.dat
lvds\work\top5x2_7to1_sdr_tx\_primary.dbs
lvds\work\top5x2_7to1_sdr_tx\_primary.vhd
lvds\work\_info
lvds\work\_temp
lvds\work\_vmake
lvds\glbl.v
lvds\pic_tb.do
lvds\run.bat
lvds\tb_top5x2_7to1_sdr.v
lvds\tb_top5x2_7to1_sdr.v.bak
lvds\top5x2_7to1_sdr_rx.ucf
lvds\top5x2_7to1_sdr_rx.v
lvds\top5x2_7to1_sdr_tx.v
lvds\transcript
lvds\Verilog_macros
lvds\Verilog_macros\clock_generator_pll_7_to_1_diff_sdr.v
lvds\Verilog_macros\delay_controller_wrap.v
lvds\Verilog_macros\gearbox_4_to_7.v
lvds\Verilog_macros\gearbox_4_to_7_slave.v
lvds\Verilog_macros\n_x_serdes_1_to_7_mmcm_idelay_sdr.v
lvds\Verilog_macros\n_x_serdes_7_to_1_diff_sdr.v
lvds\Verilog_macros\serdes_1_to_7_mmcm_idelay_sdr.v
lvds\Verilog_macros\serdes_1_to_7_slave_idelay_sdr.v
lvds\Verilog_macros\serdes_7_to_1_diff_sdr.v
lvds\work
lvds\work\clock_generator_pll_7_to_1_diff_sdr
lvds\work\clock_generator_pll_7_to_1_diff_sdr\verilog.asm64
lvds\work\clock_generator_pll_7_to_1_diff_sdr\verilog.rw64
lvds\work\clock_generator_pll_7_to_1_diff_sdr\_primary.dat
lvds\work\clock_generator_pll_7_to_1_diff_sdr\_primary.dbs
lvds\work\clock_generator_pll_7_to_1_diff_sdr\_primary.vhd
lvds\work\delay_controller_wrap
lvds\work\delay_controller_wrap\verilog.asm64
lvds\work\delay_controller_wrap\verilog.rw64
lvds\work\delay_controller_wrap\_primary.dat
lvds\work\delay_controller_wrap\_primary.dbs
lvds\work\delay_controller_wrap\_primary.vhd
lvds\work\gearbox_4_to_7
lvds\work\gearbox_4_to_7\_primary.dat
lvds\work\gearbox_4_to_7\_primary.dbs
lvds\work\gearbox_4_to_7\_primary.vhd
lvds\work\gearbox_4_to_7_slave
lvds\work\gearbox_4_to_7_slave\_primary.dat
lvds\work\gearbox_4_to_7_slave\_primary.dbs
lvds\work\gearbox_4_to_7_slave\_primary.vhd
lvds\work\glbl
lvds\work\glbl\verilog.asm64
lvds\work\glbl\verilog.rw64
lvds\work\glbl\_primary.dat
lvds\work\glbl\_primary.dbs
lvds\work\glbl\_primary.vhd
lvds\work\n_x_serdes_1_to_7_mmcm_idelay_sdr
lvds\work\n_x_serdes_1_to_7_mmcm_idelay_sdr\verilog.asm64
lvds\work\n_x_serdes_1_to_7_mmcm_idelay_sdr\verilog.rw64
lvds\work\n_x_serdes_1_to_7_mmcm_idelay_sdr\_primary.dat
lvds\work\n_x_serdes_1_to_7_mmcm_idelay_sdr\_primary.dbs
lvds\work\n_x_serdes_1_to_7_mmcm_idelay_sdr\_primary.vhd
lvds\work\n_x_serdes_7_to_1_diff_sdr
lvds\work\n_x_serdes_7_to_1_diff_sdr\verilog.asm64
lvds\work\n_x_serdes_7_to_1_diff_sdr\verilog.rw64
lvds\work\n_x_serdes_7_to_1_diff_sdr\_primary.dat
lvds\work\n_x_serdes_7_to_1_diff_sdr\_primary.dbs
lvds\work\n_x_serdes_7_to_1_diff_sdr\_primary.vhd
lvds\work\serdes_1_to_7_mmcm_idelay_sdr
lvds\work\serdes_1_to_7_mmcm_idelay_sdr\verilog.asm64
lvds\work\serdes_1_to_7_mmcm_idelay_sdr\verilog.rw64
lvds\work\serdes_1_to_7_mmcm_idelay_sdr\_primary.dat
lvds\work\serdes_1_to_7_mmcm_idelay_sdr\_primary.dbs
lvds\work\serdes_1_to_7_mmcm_idelay_sdr\_primary.vhd
lvds\work\serdes_1_to_7_slave_idelay_sdr
lvds\work\serdes_1_to_7_slave_idelay_sdr\_primary.dat
lvds\work\serdes_1_to_7_slave_idelay_sdr\_primary.dbs
lvds\work\serdes_1_to_7_slave_idelay_sdr\_primary.vhd
lvds\work\serdes_7_to_1_diff_sdr
lvds\work\serdes_7_to_1_diff_sdr\verilog.asm64
lvds\work\serdes_7_to_1_diff_sdr\verilog.rw64
lvds\work\serdes_7_to_1_diff_sdr\_primary.dat
lvds\work\serdes_7_to_1_diff_sdr\_primary.dbs
lvds\work\serdes_7_to_1_diff_sdr\_primary.vhd
lvds\work\tb_top5x2_7to1_sdr
lvds\work\tb_top5x2_7to1_sdr\verilog.asm64
lvds\work\tb_top5x2_7to1_sdr\verilog.rw64
lvds\work\tb_top5x2_7to1_sdr\_primary.dat
lvds\work\tb_top5x2_7to1_sdr\_primary.dbs
lvds\work\tb_top5x2_7to1_sdr\_primary.vhd
lvds\work\top5x2_7to1_sdr_rx
lvds\work\top5x2_7to1_sdr_rx\verilog.asm64
lvds\work\top5x2_7to1_sdr_rx\verilog.rw64
lvds\work\top5x2_7to1_sdr_rx\_primary.dat
lvds\work\top5x2_7to1_sdr_rx\_primary.dbs
lvds\work\top5x2_7to1_sdr_rx\_primary.vhd
lvds\work\top5x2_7to1_sdr_tx
lvds\work\top5x2_7to1_sdr_tx\verilog.asm64
lvds\work\top5x2_7to1_sdr_tx\verilog.rw64
lvds\work\top5x2_7to1_sdr_tx\_primary.dat
lvds\work\top5x2_7to1_sdr_tx\_primary.dbs
lvds\work\top5x2_7to1_sdr_tx\_primary.vhd
lvds\work\_info
lvds\work\_temp
lvds\work\_vmake
本网站为编程资源及源代码搜集、介绍的搜索网站,版权归原作者所有! 粤ICP备11031372号
1999-2046 搜珍网 All Rights Reserved.