文件名称:tdc-core-master
-
所属分类:
- 标签属性:
- 上传时间:2017-07-07
-
文件大小:984kb
-
已下载:2次
-
提 供 者:
-
相关连接:无下载说明:别用迅雷下载,失败请重下,重下不扣分!
介绍说明--下载内容来自于网络,使用问题请自行百度
TDC的HDL实现代码,在SPARTAN6平台上验证过。(The HDL implementation of TDC function, verified in spartan 6 platform.)
相关搜索: tdc verilog
(系统自动生成,下载前可以参看下载内容)
下载文件列表
tdc-core-master
tdc-core-master\README
tdc-core-master\core
tdc-core-master\core\Manifest.py
tdc-core-master\core\tdc.vhd
tdc-core-master\core\tdc_channel.vhd
tdc-core-master\core\tdc_channelbank.vhd
tdc-core-master\core\tdc_channelbank_multi.vhd
tdc-core-master\core\tdc_channelbank_single.vhd
tdc-core-master\core\tdc_controller.vhd
tdc-core-master\core\tdc_delayline.vhd
tdc-core-master\core\tdc_divider.vhd
tdc-core-master\core\tdc_freqc.vhd
tdc-core-master\core\tdc_lbc.vhd
tdc-core-master\core\tdc_ordertaps.vhd
tdc-core-master\core\tdc_package.vhd
tdc-core-master\core\tdc_psync.vhd
tdc-core-master\core\tdc_ringosc.vhd
tdc-core-master\demo
tdc-core-master\demo\boards
tdc-core-master\demo\boards\spec
tdc-core-master\demo\boards\spec\rotest
tdc-core-master\demo\boards\spec\rotest\Makefile
tdc-core-master\demo\boards\spec\rotest\build
tdc-core-master\demo\boards\spec\rotest\build\.keep_me
tdc-core-master\demo\boards\spec\rotest\rotest.ucf
tdc-core-master\demo\boards\spec\rotest\rotest.vhd
tdc-core-master\demo\boards\spec\rotest\rotest.xst
tdc-core-master\demo\boards\spec\rtl
tdc-core-master\demo\boards\spec\rtl\lm32_include.v
tdc-core-master\demo\boards\spec\rtl\setup.v
tdc-core-master\demo\boards\spec\rtl\system.v
tdc-core-master\demo\boards\spec\sources.mak
tdc-core-master\demo\boards\spec\synthesis
tdc-core-master\demo\boards\spec\synthesis\Makefile.xst
tdc-core-master\demo\boards\spec\synthesis\build
tdc-core-master\demo\boards\spec\synthesis\build\.keep_me
tdc-core-master\demo\boards\spec\synthesis\common.mak
tdc-core-master\demo\boards\spec\synthesis\common.ucf
tdc-core-master\demo\boards\spec\synthesis\floorplan_oscillators.py
tdc-core-master\demo\boards\spec\synthesis\load.cmd
tdc-core-master\demo\boards\spec\synthesis\system.xst
tdc-core-master\demo\boards\spec\synthesis\xst.ucf
tdc-core-master\demo\cores
tdc-core-master\demo\cores\bram
tdc-core-master\demo\cores\bram\doc
tdc-core-master\demo\cores\bram\doc\Makefile
tdc-core-master\demo\cores\bram\doc\bram.tex
tdc-core-master\demo\cores\bram\rtl
tdc-core-master\demo\cores\bram\rtl\bram.v
tdc-core-master\demo\cores\conbus
tdc-core-master\demo\cores\conbus\doc
tdc-core-master\demo\cores\conbus\doc\Makefile
tdc-core-master\demo\cores\conbus\doc\conbus.tex
tdc-core-master\demo\cores\conbus\rtl
tdc-core-master\demo\cores\conbus\rtl\conbus.v
tdc-core-master\demo\cores\conbus\rtl\conbus_arb.v
tdc-core-master\demo\cores\conbus\test
tdc-core-master\demo\cores\conbus\test\Makefile
tdc-core-master\demo\cores\conbus\test\master.v
tdc-core-master\demo\cores\conbus\test\slave.v
tdc-core-master\demo\cores\conbus\test\tb_conbus.v
tdc-core-master\demo\cores\csrbrg
tdc-core-master\demo\cores\csrbrg\rtl
tdc-core-master\demo\cores\csrbrg\rtl\csrbrg.v
tdc-core-master\demo\cores\csrbrg\test
tdc-core-master\demo\cores\csrbrg\test\Makefile
tdc-core-master\demo\cores\csrbrg\test\tb_csrbrg.v
tdc-core-master\demo\cores\lm32
tdc-core-master\demo\cores\lm32\CHANGELOG
tdc-core-master\demo\cores\lm32\doc
tdc-core-master\demo\cores\lm32\doc\ds_icon.jpg
tdc-core-master\demo\cores\lm32\doc\ds_icon_ast.jpg
tdc-core-master\demo\cores\lm32\doc\dsb_icon.jpg
tdc-core-master\demo\cores\lm32\doc\lever40.css
tdc-core-master\demo\cores\lm32\doc\lever40_ns.css
tdc-core-master\demo\cores\lm32\doc\lm32.htm
tdc-core-master\demo\cores\lm32\doc\lm32_archman.pdf
tdc-core-master\demo\cores\lm32\doc\qm_icon.jpg
tdc-core-master\demo\cores\lm32\rtl
tdc-core-master\demo\cores\lm32\rtl\JTAGB.v
tdc-core-master\demo\cores\lm32\rtl\er1.v
tdc-core-master\demo\cores\lm32\rtl\jtag_cores.v
tdc-core-master\demo\cores\lm32\rtl\jtag_lm32.v
tdc-core-master\demo\cores\lm32\rtl\lm32_adder.v
tdc-core-master\demo\cores\lm32\rtl\lm32_addsub.v
tdc-core-master\demo\cores\lm32\rtl\lm32_cpu.v
tdc-core-master\demo\cores\lm32\rtl\lm32_dcache.v
tdc-core-master\demo\cores\lm32\rtl\lm32_debug.v
tdc-core-master\demo\cores\lm32\rtl\lm32_decoder.v
tdc-core-master\demo\cores\lm32\rtl\lm32_functions.v
tdc-core-master\demo\cores\lm32\rtl\lm32_icache.v
tdc-core-master\demo\cores\lm32\rtl\lm32_instruction_unit.v
tdc-core-master\demo\cores\lm32\rtl\lm32_interrupt.v
tdc-core-master\demo\cores\lm32\rtl\lm32_jtag.v
tdc-core-master\demo\cores\lm32\rtl\lm32_load_store_unit.v
tdc-core-master\demo\cores\lm32\rtl\lm32_logic_op.v
tdc-core-master\demo\cores\lm32\rtl\lm32_mc_arithmetic.v
tdc-core-master\demo\cores\lm32\rtl\lm32_monitor.v
tdc-core-master\demo\cores\lm32\rtl\lm32_monitor_ram.v
tdc-core-master\README
tdc-core-master\core
tdc-core-master\core\Manifest.py
tdc-core-master\core\tdc.vhd
tdc-core-master\core\tdc_channel.vhd
tdc-core-master\core\tdc_channelbank.vhd
tdc-core-master\core\tdc_channelbank_multi.vhd
tdc-core-master\core\tdc_channelbank_single.vhd
tdc-core-master\core\tdc_controller.vhd
tdc-core-master\core\tdc_delayline.vhd
tdc-core-master\core\tdc_divider.vhd
tdc-core-master\core\tdc_freqc.vhd
tdc-core-master\core\tdc_lbc.vhd
tdc-core-master\core\tdc_ordertaps.vhd
tdc-core-master\core\tdc_package.vhd
tdc-core-master\core\tdc_psync.vhd
tdc-core-master\core\tdc_ringosc.vhd
tdc-core-master\demo
tdc-core-master\demo\boards
tdc-core-master\demo\boards\spec
tdc-core-master\demo\boards\spec\rotest
tdc-core-master\demo\boards\spec\rotest\Makefile
tdc-core-master\demo\boards\spec\rotest\build
tdc-core-master\demo\boards\spec\rotest\build\.keep_me
tdc-core-master\demo\boards\spec\rotest\rotest.ucf
tdc-core-master\demo\boards\spec\rotest\rotest.vhd
tdc-core-master\demo\boards\spec\rotest\rotest.xst
tdc-core-master\demo\boards\spec\rtl
tdc-core-master\demo\boards\spec\rtl\lm32_include.v
tdc-core-master\demo\boards\spec\rtl\setup.v
tdc-core-master\demo\boards\spec\rtl\system.v
tdc-core-master\demo\boards\spec\sources.mak
tdc-core-master\demo\boards\spec\synthesis
tdc-core-master\demo\boards\spec\synthesis\Makefile.xst
tdc-core-master\demo\boards\spec\synthesis\build
tdc-core-master\demo\boards\spec\synthesis\build\.keep_me
tdc-core-master\demo\boards\spec\synthesis\common.mak
tdc-core-master\demo\boards\spec\synthesis\common.ucf
tdc-core-master\demo\boards\spec\synthesis\floorplan_oscillators.py
tdc-core-master\demo\boards\spec\synthesis\load.cmd
tdc-core-master\demo\boards\spec\synthesis\system.xst
tdc-core-master\demo\boards\spec\synthesis\xst.ucf
tdc-core-master\demo\cores
tdc-core-master\demo\cores\bram
tdc-core-master\demo\cores\bram\doc
tdc-core-master\demo\cores\bram\doc\Makefile
tdc-core-master\demo\cores\bram\doc\bram.tex
tdc-core-master\demo\cores\bram\rtl
tdc-core-master\demo\cores\bram\rtl\bram.v
tdc-core-master\demo\cores\conbus
tdc-core-master\demo\cores\conbus\doc
tdc-core-master\demo\cores\conbus\doc\Makefile
tdc-core-master\demo\cores\conbus\doc\conbus.tex
tdc-core-master\demo\cores\conbus\rtl
tdc-core-master\demo\cores\conbus\rtl\conbus.v
tdc-core-master\demo\cores\conbus\rtl\conbus_arb.v
tdc-core-master\demo\cores\conbus\test
tdc-core-master\demo\cores\conbus\test\Makefile
tdc-core-master\demo\cores\conbus\test\master.v
tdc-core-master\demo\cores\conbus\test\slave.v
tdc-core-master\demo\cores\conbus\test\tb_conbus.v
tdc-core-master\demo\cores\csrbrg
tdc-core-master\demo\cores\csrbrg\rtl
tdc-core-master\demo\cores\csrbrg\rtl\csrbrg.v
tdc-core-master\demo\cores\csrbrg\test
tdc-core-master\demo\cores\csrbrg\test\Makefile
tdc-core-master\demo\cores\csrbrg\test\tb_csrbrg.v
tdc-core-master\demo\cores\lm32
tdc-core-master\demo\cores\lm32\CHANGELOG
tdc-core-master\demo\cores\lm32\doc
tdc-core-master\demo\cores\lm32\doc\ds_icon.jpg
tdc-core-master\demo\cores\lm32\doc\ds_icon_ast.jpg
tdc-core-master\demo\cores\lm32\doc\dsb_icon.jpg
tdc-core-master\demo\cores\lm32\doc\lever40.css
tdc-core-master\demo\cores\lm32\doc\lever40_ns.css
tdc-core-master\demo\cores\lm32\doc\lm32.htm
tdc-core-master\demo\cores\lm32\doc\lm32_archman.pdf
tdc-core-master\demo\cores\lm32\doc\qm_icon.jpg
tdc-core-master\demo\cores\lm32\rtl
tdc-core-master\demo\cores\lm32\rtl\JTAGB.v
tdc-core-master\demo\cores\lm32\rtl\er1.v
tdc-core-master\demo\cores\lm32\rtl\jtag_cores.v
tdc-core-master\demo\cores\lm32\rtl\jtag_lm32.v
tdc-core-master\demo\cores\lm32\rtl\lm32_adder.v
tdc-core-master\demo\cores\lm32\rtl\lm32_addsub.v
tdc-core-master\demo\cores\lm32\rtl\lm32_cpu.v
tdc-core-master\demo\cores\lm32\rtl\lm32_dcache.v
tdc-core-master\demo\cores\lm32\rtl\lm32_debug.v
tdc-core-master\demo\cores\lm32\rtl\lm32_decoder.v
tdc-core-master\demo\cores\lm32\rtl\lm32_functions.v
tdc-core-master\demo\cores\lm32\rtl\lm32_icache.v
tdc-core-master\demo\cores\lm32\rtl\lm32_instruction_unit.v
tdc-core-master\demo\cores\lm32\rtl\lm32_interrupt.v
tdc-core-master\demo\cores\lm32\rtl\lm32_jtag.v
tdc-core-master\demo\cores\lm32\rtl\lm32_load_store_unit.v
tdc-core-master\demo\cores\lm32\rtl\lm32_logic_op.v
tdc-core-master\demo\cores\lm32\rtl\lm32_mc_arithmetic.v
tdc-core-master\demo\cores\lm32\rtl\lm32_monitor.v
tdc-core-master\demo\cores\lm32\rtl\lm32_monitor_ram.v
本网站为编程资源及源代码搜集、介绍的搜索网站,版权归原作者所有! 粤ICP备11031372号
1999-2046 搜珍网 All Rights Reserved.