文件名称:counter (2)
介绍说明--下载内容来自于网络,使用问题请自行百度
This tutorial introduce VHDL code for clock pulse and 4-bit counter. With four bits, the counter count from 0 to 15. The timing of the counter is controlled by a clock signal. There will be a clear signal which can reset the counter value.
相关搜索: b
(系统自动生成,下载前可以参看下载内容)
下载文件列表
clock_pulse.zip
counter.do
counter.zip
counter.do
counter.zip
本网站为编程资源及源代码搜集、介绍的搜索网站,版权归原作者所有! 粤ICP备11031372号
1999-2046 搜珍网 All Rights Reserved.