文件名称:sdram controller
-
所属分类：
- 标签属性：
- 上传时间：2017-08-01
-
文件大小：8kb
-
已下载：0次
-
提 供 者：
-
相关连接：无下载说明：别用迅雷下载，失败请重下，重下不扣分！
介绍说明－－下载内容来自于网络，使用问题请自行百度
Introduction
Synchronous DRAMs have become the memory standard in many designs. They provide substantial advances in
DRAM performance. They synchronously burst data at clock speeds presently up to 143MHz. They also provide
hidden precharge time and the ability to randomly change column addresses on each clock cycle during a burst
cycle.
This reference design provides the user with a baseline SDRAM Controller design. The user may modify the design
to meet specific design requirements. This document provides information on how this design operates and shows
the user where changes can be made to support other functionality.
Synchronous DRAMs have become the memory standard in many designs. They provide substantial advances in
DRAM performance. They synchronously burst data at clock speeds presently up to 143MHz. They also provide
hidden precharge time and the ability to randomly change column addresses on each clock cycle during a burst
cycle.
This reference design provides the user with a baseline SDRAM Controller design. The user may modify the design
to meet specific design requirements. This document provides information on how this design operates and shows
the user where changes can be made to support other functionality.
(系统自动生成,下载前可以参看下载内容)
下载文件列表
sdram controller
sdram controller\sd_cnfg.v
sdram controller\sd_rfrsh.v
sdram controller\sd_sig.v
sdram controller\sd_state.v
sdram controller\sd_top.v
sdram controller\sd_cnfg.v
sdram controller\sd_rfrsh.v
sdram controller\sd_sig.v
sdram controller\sd_state.v
sdram controller\sd_top.v
本网站为编程资源及源代码搜集、介绍的搜索网站，版权归原作者所有！ 粤ICP备11031372号
1999-2046 搜珍网 All Rights Reserved.