- udec31 离散元计算方法源程序 ro 0.3 bl 700 0 0 233 43.6 250 74.5 275 102.8 300 137.1 325 & 167.7 350 199.9 375 238.5 400 277.2 425 309.4 450 350 475 & 397.7 498.2 582.8 596.4 607.1 590.7 700 575
- bianchenggaoshou Visual C++ 6.0编程高手
- SSSC_NEW SSSC is the fact device whcih is used to compensate the reactive power in power system.
- Ali-Scindeur-a-CRC-Fixed_v0.1 Ali Scindeur & CRC Fixed
- project_11_first_d1_HDMI 本代码将TW2867第一通道输出解复用以后进行BT.656格式的解析
- modbus 基于stm32嵌入式 实现协议通信(Based on stm32 protocol)
文件名称:digitron
介绍说明--下载内容来自于网络,使用问题请自行百度
数码管驱动实例,产生一个每秒递增的16bit数据
以16进制方式显示在4位数码管上(Digital tube driver instance, generate a 16bit data increments per second
It is displayed on 4 bit digital tube by 16 Decimal System)
以16进制方式显示在4位数码管上(Digital tube driver instance, generate a 16bit data increments per second
It is displayed on 4 bit digital tube by 16 Decimal System)
相关搜索: 数码管 Verilog
(系统自动生成,下载前可以参看下载内容)
下载文件列表
digitron\counter.lso
digitron\counter.prj
digitron\counter.stx
digitron\counter.xst
digitron\ipcore_dir\coregen.cgp
digitron\ipcore_dir\coregen.log
digitron\ipcore_dir\create_pll_controller.tcl
digitron\ipcore_dir\pll_controller\clk_wiz_v3_6_readme.txt
digitron\ipcore_dir\pll_controller\doc\clk_wiz_v3_6_readme.txt
digitron\ipcore_dir\pll_controller\doc\clk_wiz_v3_6_vinfo.html
digitron\ipcore_dir\pll_controller\doc\pg065_clk_wiz.pdf
digitron\ipcore_dir\pll_controller\example_design\pll_controller_exdes.ucf
digitron\ipcore_dir\pll_controller\example_design\pll_controller_exdes.v
digitron\ipcore_dir\pll_controller\example_design\pll_controller_exdes.xdc
digitron\ipcore_dir\pll_controller\implement\implement.bat
digitron\ipcore_dir\pll_controller\implement\implement.sh
digitron\ipcore_dir\pll_controller\implement\planAhead_ise.bat
digitron\ipcore_dir\pll_controller\implement\planAhead_ise.sh
digitron\ipcore_dir\pll_controller\implement\planAhead_ise.tcl
digitron\ipcore_dir\pll_controller\implement\planAhead_rdn.bat
digitron\ipcore_dir\pll_controller\implement\planAhead_rdn.sh
digitron\ipcore_dir\pll_controller\implement\planAhead_rdn.tcl
digitron\ipcore_dir\pll_controller\implement\xst.prj
digitron\ipcore_dir\pll_controller\implement\xst.scr
digitron\ipcore_dir\pll_controller\simulation\functional\simcmds.tcl
digitron\ipcore_dir\pll_controller\simulation\functional\simulate_isim.bat
digitron\ipcore_dir\pll_controller\simulation\functional\simulate_isim.sh
digitron\ipcore_dir\pll_controller\simulation\functional\simulate_mti.bat
digitron\ipcore_dir\pll_controller\simulation\functional\simulate_mti.do
digitron\ipcore_dir\pll_controller\simulation\functional\simulate_mti.sh
digitron\ipcore_dir\pll_controller\simulation\functional\simulate_ncsim.sh
digitron\ipcore_dir\pll_controller\simulation\functional\simulate_vcs.sh
digitron\ipcore_dir\pll_controller\simulation\functional\ucli_commands.key
digitron\ipcore_dir\pll_controller\simulation\functional\vcs_session.tcl
digitron\ipcore_dir\pll_controller\simulation\functional\wave.do
digitron\ipcore_dir\pll_controller\simulation\functional\wave.sv
digitron\ipcore_dir\pll_controller\simulation\pll_controller_tb.v
digitron\ipcore_dir\pll_controller\simulation\timing\pll_controller_tb.v
digitron\ipcore_dir\pll_controller\simulation\timing\sdf_cmd_file
digitron\ipcore_dir\pll_controller\simulation\timing\simcmds.tcl
digitron\ipcore_dir\pll_controller\simulation\timing\simulate_isim.sh
digitron\ipcore_dir\pll_controller\simulation\timing\simulate_mti.bat
digitron\ipcore_dir\pll_controller\simulation\timing\simulate_mti.do
digitron\ipcore_dir\pll_controller\simulation\timing\simulate_mti.sh
digitron\ipcore_dir\pll_controller\simulation\timing\simulate_ncsim.sh
digitron\ipcore_dir\pll_controller\simulation\timing\simulate_vcs.sh
digitron\ipcore_dir\pll_controller\simulation\timing\ucli_commands.key
digitron\ipcore_dir\pll_controller\simulation\timing\vcs_session.tcl
digitron\ipcore_dir\pll_controller\simulation\timing\wave.do
digitron\ipcore_dir\pll_controller.asy
digitron\ipcore_dir\pll_controller.gise
digitron\ipcore_dir\pll_controller.ncf
digitron\ipcore_dir\pll_controller.sym
digitron\ipcore_dir\pll_controller.ucf
digitron\ipcore_dir\pll_controller.v
digitron\ipcore_dir\pll_controller.veo
digitron\ipcore_dir\pll_controller.xco
digitron\ipcore_dir\pll_controller.xdc
digitron\ipcore_dir\pll_controller.xise
digitron\ipcore_dir\pll_controller_flist.txt
digitron\ipcore_dir\pll_controller_xmdf.tcl
digitron\ipcore_dir\tmp\customization_gui.0.0535084526304.out
digitron\ipcore_dir\tmp\_xmsgs\pn_parser.xmsgs
digitron\ipcore_dir\_xmsgs\cg.xmsgs
digitron\ipcore_dir\_xmsgs\pn_parser.xmsgs
digitron\iseconfig\sp6.projectmgr
digitron\iseconfig\sp6.xreport
digitron\led_controller.lso
digitron\led_controller.prj
digitron\led_controller.stx
digitron\led_controller.xst
digitron\pa.fromHdl.tcl
digitron\par_usage_statistics.html
digitron\planAhead_pid10348.debug
digitron\planAhead_pid1052.debug
digitron\planAhead_pid8104.debug
digitron\planAhead_pid8904.debug
digitron\planAhead_pid9948.debug
digitron\planAhead_run_1\planAhead.jou
digitron\planAhead_run_1\planAhead.log
digitron\planAhead_run_1\planAhead_run.log
digitron\planAhead_run_1\sp6.data\constrs_1\fileset.xml
digitron\planAhead_run_1\sp6.data\sim_1\fileset.xml
digitron\planAhead_run_1\sp6.data\sources_1\fileset.xml
digitron\planAhead_run_1\sp6.data\wt\project.wpc
digitron\planAhead_run_1\sp6.data\wt\webtalk_pa.xml
digitron\planAhead_run_1\sp6.ppr
digitron\planAhead_run_2\planAhead.jou
digitron\planAhead_run_2\planAhead.log
digitron\planAhead_run_2\planAhead_run.log
digitron\planAhead_run_2\sp6.data\constrs_1\fileset.xml
digitron\planAhead_run_2\sp6.data\sim_1\fileset.xml
digitron\planAhead_run_2\sp6.data\sources_1\fileset.xml
digitron\planAhead_run_2\sp6.data\wt\project.wpc
digitron\planAhead_run_2\sp6.data\wt\webtalk_pa.xml
digitron\planAhead_run_2\sp6.ppr
digitron\planAhead_run_3\planAhead.jou
digitron\planAhead_run_3\planAhead.log
digitron\planAhead_run_3\planAhead_run.log
digitron\planAhead_run_3\sp6.data\constrs_1\fileset.xml
digitron\counter.prj
digitron\counter.stx
digitron\counter.xst
digitron\ipcore_dir\coregen.cgp
digitron\ipcore_dir\coregen.log
digitron\ipcore_dir\create_pll_controller.tcl
digitron\ipcore_dir\pll_controller\clk_wiz_v3_6_readme.txt
digitron\ipcore_dir\pll_controller\doc\clk_wiz_v3_6_readme.txt
digitron\ipcore_dir\pll_controller\doc\clk_wiz_v3_6_vinfo.html
digitron\ipcore_dir\pll_controller\doc\pg065_clk_wiz.pdf
digitron\ipcore_dir\pll_controller\example_design\pll_controller_exdes.ucf
digitron\ipcore_dir\pll_controller\example_design\pll_controller_exdes.v
digitron\ipcore_dir\pll_controller\example_design\pll_controller_exdes.xdc
digitron\ipcore_dir\pll_controller\implement\implement.bat
digitron\ipcore_dir\pll_controller\implement\implement.sh
digitron\ipcore_dir\pll_controller\implement\planAhead_ise.bat
digitron\ipcore_dir\pll_controller\implement\planAhead_ise.sh
digitron\ipcore_dir\pll_controller\implement\planAhead_ise.tcl
digitron\ipcore_dir\pll_controller\implement\planAhead_rdn.bat
digitron\ipcore_dir\pll_controller\implement\planAhead_rdn.sh
digitron\ipcore_dir\pll_controller\implement\planAhead_rdn.tcl
digitron\ipcore_dir\pll_controller\implement\xst.prj
digitron\ipcore_dir\pll_controller\implement\xst.scr
digitron\ipcore_dir\pll_controller\simulation\functional\simcmds.tcl
digitron\ipcore_dir\pll_controller\simulation\functional\simulate_isim.bat
digitron\ipcore_dir\pll_controller\simulation\functional\simulate_isim.sh
digitron\ipcore_dir\pll_controller\simulation\functional\simulate_mti.bat
digitron\ipcore_dir\pll_controller\simulation\functional\simulate_mti.do
digitron\ipcore_dir\pll_controller\simulation\functional\simulate_mti.sh
digitron\ipcore_dir\pll_controller\simulation\functional\simulate_ncsim.sh
digitron\ipcore_dir\pll_controller\simulation\functional\simulate_vcs.sh
digitron\ipcore_dir\pll_controller\simulation\functional\ucli_commands.key
digitron\ipcore_dir\pll_controller\simulation\functional\vcs_session.tcl
digitron\ipcore_dir\pll_controller\simulation\functional\wave.do
digitron\ipcore_dir\pll_controller\simulation\functional\wave.sv
digitron\ipcore_dir\pll_controller\simulation\pll_controller_tb.v
digitron\ipcore_dir\pll_controller\simulation\timing\pll_controller_tb.v
digitron\ipcore_dir\pll_controller\simulation\timing\sdf_cmd_file
digitron\ipcore_dir\pll_controller\simulation\timing\simcmds.tcl
digitron\ipcore_dir\pll_controller\simulation\timing\simulate_isim.sh
digitron\ipcore_dir\pll_controller\simulation\timing\simulate_mti.bat
digitron\ipcore_dir\pll_controller\simulation\timing\simulate_mti.do
digitron\ipcore_dir\pll_controller\simulation\timing\simulate_mti.sh
digitron\ipcore_dir\pll_controller\simulation\timing\simulate_ncsim.sh
digitron\ipcore_dir\pll_controller\simulation\timing\simulate_vcs.sh
digitron\ipcore_dir\pll_controller\simulation\timing\ucli_commands.key
digitron\ipcore_dir\pll_controller\simulation\timing\vcs_session.tcl
digitron\ipcore_dir\pll_controller\simulation\timing\wave.do
digitron\ipcore_dir\pll_controller.asy
digitron\ipcore_dir\pll_controller.gise
digitron\ipcore_dir\pll_controller.ncf
digitron\ipcore_dir\pll_controller.sym
digitron\ipcore_dir\pll_controller.ucf
digitron\ipcore_dir\pll_controller.v
digitron\ipcore_dir\pll_controller.veo
digitron\ipcore_dir\pll_controller.xco
digitron\ipcore_dir\pll_controller.xdc
digitron\ipcore_dir\pll_controller.xise
digitron\ipcore_dir\pll_controller_flist.txt
digitron\ipcore_dir\pll_controller_xmdf.tcl
digitron\ipcore_dir\tmp\customization_gui.0.0535084526304.out
digitron\ipcore_dir\tmp\_xmsgs\pn_parser.xmsgs
digitron\ipcore_dir\_xmsgs\cg.xmsgs
digitron\ipcore_dir\_xmsgs\pn_parser.xmsgs
digitron\iseconfig\sp6.projectmgr
digitron\iseconfig\sp6.xreport
digitron\led_controller.lso
digitron\led_controller.prj
digitron\led_controller.stx
digitron\led_controller.xst
digitron\pa.fromHdl.tcl
digitron\par_usage_statistics.html
digitron\planAhead_pid10348.debug
digitron\planAhead_pid1052.debug
digitron\planAhead_pid8104.debug
digitron\planAhead_pid8904.debug
digitron\planAhead_pid9948.debug
digitron\planAhead_run_1\planAhead.jou
digitron\planAhead_run_1\planAhead.log
digitron\planAhead_run_1\planAhead_run.log
digitron\planAhead_run_1\sp6.data\constrs_1\fileset.xml
digitron\planAhead_run_1\sp6.data\sim_1\fileset.xml
digitron\planAhead_run_1\sp6.data\sources_1\fileset.xml
digitron\planAhead_run_1\sp6.data\wt\project.wpc
digitron\planAhead_run_1\sp6.data\wt\webtalk_pa.xml
digitron\planAhead_run_1\sp6.ppr
digitron\planAhead_run_2\planAhead.jou
digitron\planAhead_run_2\planAhead.log
digitron\planAhead_run_2\planAhead_run.log
digitron\planAhead_run_2\sp6.data\constrs_1\fileset.xml
digitron\planAhead_run_2\sp6.data\sim_1\fileset.xml
digitron\planAhead_run_2\sp6.data\sources_1\fileset.xml
digitron\planAhead_run_2\sp6.data\wt\project.wpc
digitron\planAhead_run_2\sp6.data\wt\webtalk_pa.xml
digitron\planAhead_run_2\sp6.ppr
digitron\planAhead_run_3\planAhead.jou
digitron\planAhead_run_3\planAhead.log
digitron\planAhead_run_3\planAhead_run.log
digitron\planAhead_run_3\sp6.data\constrs_1\fileset.xml
本网站为编程资源及源代码搜集、介绍的搜索网站,版权归原作者所有! 粤ICP备11031372号
1999-2046 搜珍网 All Rights Reserved.