CDN加速镜像 | 设为首页 | 加入收藏夹
当前位置: 首页 资源下载 源码下载 嵌入式/单片机编程 VHDL编程

文件名称:AD9883 iic_v1.0_for_sim

  • 所属分类:
  • 标签属性:
  • 上传时间:
    2017-09-12
  • 文件大小:
    4.71mb
  • 已下载:
    0次
  • 提 供 者:
  • 相关连接:
  • 下载说明:
    别用迅雷下载,失败请重下,重下不扣分!

介绍说明--下载内容来自于网络,使用问题请自行百度

程序用于配置AD9883芯片寄存器,采用iic协议。
FEATURES
Industrial Temperature Range Operation
140 MSPS Maximum Conversion Rate
300 MHz Analog Bandwidth
0.5 V to 1.0 V Analog Input Range
500 ps p-p PLL Clock Jitter at 110 MSPS
3.3 V Power Supply
Full Sync Processing
Sync Detect for Hot Plugging
Midscale Clamping
Power-Down Mode
Low Power: 500 mW Typical
4:2:2 Output Format Mode
APPLICATIONS
RGB Graphics Processing
LCD Monitors and Projectors
Plasma Display Panels
Scan Converters
Microdisplays
Digital TV(Program used to configure the AD9883 chip register, using the IIC protocol.)
(系统自动生成,下载前可以参看下载内容)

下载文件列表

iic\aaa.cr.mti
iic\aaa.mpf
iic\asd.cr.mti
iic\asd.mpf
iic\clk_rst.v
iic\db\i2c_master_top.cbx.xml
iic\db\i2c_master_top.cmp.bpm
iic\db\i2c_master_top.cmp.cdb
iic\db\i2c_master_top.cmp.ecobp
iic\db\i2c_master_top.cmp.hdb
iic\db\i2c_master_top.cmp.kpt
iic\db\i2c_master_top.cmp.logdb
iic\db\i2c_master_top.cmp.rdb
iic\db\i2c_master_top.cmp0.ddb
iic\db\i2c_master_top.cmp2.ddb
iic\db\i2c_master_top.cmp_merge.kpt
iic\db\i2c_master_top.db_info
iic\db\i2c_master_top.eco.cdb
iic\db\i2c_master_top.fit.qmsg
iic\db\i2c_master_top.hier_info
iic\db\i2c_master_top.hif
iic\db\i2c_master_top.lpc.html
iic\db\i2c_master_top.lpc.rdb
iic\db\i2c_master_top.lpc.txt
iic\db\i2c_master_top.map.bpm
iic\db\i2c_master_top.map.cdb
iic\db\i2c_master_top.map.ecobp
iic\db\i2c_master_top.map.hdb
iic\db\i2c_master_top.map.kpt
iic\db\i2c_master_top.map.logdb
iic\db\i2c_master_top.map.qmsg
iic\db\i2c_master_top.map_bb.cdb
iic\db\i2c_master_top.map_bb.hdb
iic\db\i2c_master_top.map_bb.logdb
iic\db\i2c_master_top.pre_map.cdb
iic\db\i2c_master_top.pre_map.hdb
iic\db\i2c_master_top.rpp.qmsg
iic\db\i2c_master_top.rtlv.hdb
iic\db\i2c_master_top.rtlv_sg.cdb
iic\db\i2c_master_top.rtlv_sg_swap.cdb
iic\db\i2c_master_top.sgate.rvd
iic\db\i2c_master_top.sgate_sm.rvd
iic\db\i2c_master_top.sgdiff.cdb
iic\db\i2c_master_top.sgdiff.hdb
iic\db\i2c_master_top.sld_design_entry.sci
iic\db\i2c_master_top.sld_design_entry_dsc.sci
iic\db\i2c_master_top.smart_action.txt
iic\db\i2c_master_top.smp_dump.txt
iic\db\i2c_master_top.syn_hier_info
iic\db\i2c_master_top.tis_db_list.ddb
iic\db\logic_util_heursitic.dat
iic\db\prev_cmp_i2c_master_top.fit.qmsg
iic\db\prev_cmp_i2c_master_top.map.qmsg
iic\i2c_master_bit_ctrl.v
iic\i2c_master_bit_ctrl.v.bak
iic\i2c_master_byte_ctrl.v
iic\i2c_master_byte_ctrl.v.bak
iic\i2c_master_defines.v
iic\i2c_master_top.done
iic\i2c_master_top.fit.rpt
iic\i2c_master_top.fit.smsg
iic\i2c_master_top.fit.summary
iic\i2c_master_top.flow.rpt
iic\i2c_master_top.map.rpt
iic\i2c_master_top.map.summary
iic\i2c_master_top.pin
iic\i2c_master_top.qpf
iic\i2c_master_top.qsf
iic\i2c_master_top.v
iic\i2c_master_top.v.bak
iic\i2c_slave_model.v
iic\i2c_slave_model.v.bak
iic\incremental_db\compiled_partitions\i2c_master_top.root_partition.cmp.cdb
iic\incremental_db\compiled_partitions\i2c_master_top.root_partition.cmp.dfp
iic\incremental_db\compiled_partitions\i2c_master_top.root_partition.cmp.hdb
iic\incremental_db\compiled_partitions\i2c_master_top.root_partition.cmp.kpt
iic\incremental_db\compiled_partitions\i2c_master_top.root_partition.cmp.logdb
iic\incremental_db\compiled_partitions\i2c_master_top.root_partition.cmp.rcfdb
iic\incremental_db\compiled_partitions\i2c_master_top.root_partition.cmp.re.rcfdb
iic\incremental_db\compiled_partitions\i2c_master_top.root_partition.map.cdb
iic\incremental_db\compiled_partitions\i2c_master_top.root_partition.map.dpi
iic\incremental_db\compiled_partitions\i2c_master_top.root_partition.map.hdb
iic\incremental_db\compiled_partitions\i2c_master_top.root_partition.map.kpt
iic\incremental_db\README
iic\tcl_stacktrace.txt
iic\timescale.v
iic\tst_bench_top.v
iic\tst_bench_top.v.bak
iic\vsim.wlf
iic\wb_master_model.v
iic\wlftm03ms7
iic\work\clk_rst\_primary.dat
iic\work\clk_rst\_primary.vhd
iic\work\i2c_master_bit_ctrl\verilog.asm
iic\work\i2c_master_bit_ctrl\_primary.dat
iic\work\i2c_master_bit_ctrl\_primary.vhd
iic\work\i2c_master_byte_ctrl\verilog.asm
iic\work\i2c_master_byte_ctrl\_primary.dat
iic\work\i2c_master_byte_ctrl\_primary.vhd
iic\work\i2c_master_top\verilog.asm

相关说明

  • 本站资源为会员上传分享交流与学习,如有侵犯您的权益,请联系我们删除.
  • 搜珍网是交换下载平台,只提供交流渠道,下载内容来自于网络,除下载问题外,其它问题请自行百度。更多...
  • 本站已设置防盗链,请勿用迅雷、QQ旋风等下载软件下载资源,下载后用WinRAR最新版进行解压.
  • 如果您发现内容无法下载,请稍后再次尝试;或换浏览器;或者到消费记录里找到下载记录反馈给我们.
  • 下载后发现下载的内容跟说明不相乎,请到消费记录里找到下载记录反馈给我们,经确认后退回积分.
  • 如下载前有疑问,可以通过点击"提供者"的名字,查看对方的联系方式,联系对方咨询.

相关评论

暂无评论内容.

发表评论

*快速评论: 推荐 一般 有密码 和说明不符 不是源码或资料 文件不全 不能解压 纯粹是垃圾
*内  容:
*验 证 码:
搜珍网 www.dssz.com