upp协议的FPGA实现，通过verilog语言编写，仿真通过实测可用。(The realization of FPGA UPP protocol, through the Verilog language, can be measured by simulation.)