文件名称:pipelines
-
所属分类:
- 标签属性:
- 上传时间:2018-03-07
-
文件大小:10kb
-
已下载:0次
-
提 供 者:
-
相关连接:无下载说明:别用迅雷下载,失败请重下,重下不扣分!
介绍说明--下载内容来自于网络,使用问题请自行百度
将组合逻辑系统地分割,并在各个部分之间插入寄存器,并暂存中间数据的方法。
将一个大操作分解成若干的小操作,每一步小操作的时间较小,所以能提高频率,各小操作能并行执行,所以能提高数据吞吐率。(A method to divide the combined logical system into a register and temporarily store the intermediate data between the parts.
A large operation is decomposed into a number of small operations, each small operation time is small, so can increase the frequency, each small operation can be executed in parallel, so can improve the data throughput rate.)
将一个大操作分解成若干的小操作,每一步小操作的时间较小,所以能提高频率,各小操作能并行执行,所以能提高数据吞吐率。(A method to divide the combined logical system into a register and temporarily store the intermediate data between the parts.
A large operation is decomposed into a number of small operations, each small operation time is small, so can increase the frequency, each small operation can be executed in parallel, so can improve the data throughput rate.)
相关搜索: verilog pipeline
(系统自动生成,下载前可以参看下载内容)
下载文件列表
文件名 | 大小 | 更新时间 |
---|---|---|
pipelines\rtl\pipelines.v | 1556 | 2011-03-24 |
pipelines\synth\pipeline.lso | 6 | 2011-03-22 |
pipelines\synth\pipeline.ptwx | 17226 | 2011-03-24 |
pipelines\synth\pipeline.stx | 0 | 2011-03-24 |
pipelines\synth\pipeline.unroutes | 154 | 2011-03-24 |
pipelines\synth\pipeline.xpi | 46 | 2011-03-24 |
pipelines\synth\pipeline_map.mrp | 61702 | 2011-03-24 |
pipelines\synth\synth.xise | 5470 | 2011-03-24 |
pipelines\rtl | 0 | 2011-04-30 |
pipelines\synth | 0 | 2011-04-30 |
pipelines | 0 | 2011-04-30 |
本网站为编程资源及源代码搜集、介绍的搜索网站,版权归原作者所有! 粤ICP备11031372号
1999-2046 搜珍网 All Rights Reserved.