CDN加速镜像 | 设为首页 | 加入收藏夹
登陆 | 会员注册
当前位置： 首页 资源下载 源码下载 嵌入式/单片机编程
收藏

文件名称:an502_design_example

  • 所属分类：
    嵌入式/单片机编程
  • 标签属性：
    [VHDL] [源码]
  • 上传时间：
    2008-10-13
  • 文件大小：
    1.71mb
  • 已下载：
    0次
  • 提 供 者：
    s**
  • 相关连接：
    无
  • 下载说明：
    别用迅雷下载，失败请重下，重下不扣分！
修正介绍说明

介绍说明－－下载内容来自于网络，使用问题请自行百度

EMP1270原理图，希望对大家有帮助，
(系统自动生成,下载前可以参看下载内容)

下载文件列表

SMBus_Controller_Altera_MAX_II_CPLD_Design_Example/
SMBus_Controller_Altera_MAX_II_CPLD_Design_Example/code/
SMBus_Controller_Altera_MAX_II_CPLD_Design_Example/code/arbitration.v
SMBus_Controller_Altera_MAX_II_CPLD_Design_Example/code/bus_idle_detect.v
SMBus_Controller_Altera_MAX_II_CPLD_Design_Example/code/mod__crc.v
SMBus_Controller_Altera_MAX_II_CPLD_Design_Example/code/op_stage.v
SMBus_Controller_Altera_MAX_II_CPLD_Design_Example/code/oscillator.v
SMBus_Controller_Altera_MAX_II_CPLD_Design_Example/code/smbus_controller.v
SMBus_Controller_Altera_MAX_II_CPLD_Design_Example/modelsim/
SMBus_Controller_Altera_MAX_II_CPLD_Design_Example/modelsim/arbitration.v
SMBus_Controller_Altera_MAX_II_CPLD_Design_Example/modelsim/bus_idle_detect.v
SMBus_Controller_Altera_MAX_II_CPLD_Design_Example/modelsim/mod__crc.v
SMBus_Controller_Altera_MAX_II_CPLD_Design_Example/modelsim/op_stage.v
SMBus_Controller_Altera_MAX_II_CPLD_Design_Example/modelsim/oscillator.v
SMBus_Controller_Altera_MAX_II_CPLD_Design_Example/modelsim/smbus_controller.cr.mti
SMBus_Controller_Altera_MAX_II_CPLD_Design_Example/modelsim/smbus_controller.mpf
SMBus_Controller_Altera_MAX_II_CPLD_Design_Example/modelsim/smbus_controller.v
SMBus_Controller_Altera_MAX_II_CPLD_Design_Example/modelsim/transcript
SMBus_Controller_Altera_MAX_II_CPLD_Design_Example/modelsim/tst_bnch.v
SMBus_Controller_Altera_MAX_II_CPLD_Design_Example/modelsim/vsim.wlf
SMBus_Controller_Altera_MAX_II_CPLD_Design_Example/modelsim/wave.bmp
SMBus_Controller_Altera_MAX_II_CPLD_Design_Example/modelsim/wave.do
SMBus_Controller_Altera_MAX_II_CPLD_Design_Example/modelsim/work/
SMBus_Controller_Altera_MAX_II_CPLD_Design_Example/modelsim/work/arbitration/
SMBus_Controller_Altera_MAX_II_CPLD_Design_Example/modelsim/work/arbitration/verilog.psm
SMBus_Controller_Altera_MAX_II_CPLD_Design_Example/modelsim/work/arbitration/_primary.dat
SMBus_Controller_Altera_MAX_II_CPLD_Design_Example/modelsim/work/arbitration/_primary.vhd
SMBus_Controller_Altera_MAX_II_CPLD_Design_Example/modelsim/work/bus_idle_detect/
SMBus_Controller_Altera_MAX_II_CPLD_Design_Example/modelsim/work/bus_idle_detect/verilog.psm
SMBus_Controller_Altera_MAX_II_CPLD_Design_Example/modelsim/work/bus_idle_detect/_primary.dat
SMBus_Controller_Altera_MAX_II_CPLD_Design_Example/modelsim/work/bus_idle_detect/_primary.vhd
SMBus_Controller_Altera_MAX_II_CPLD_Design_Example/modelsim/work/clkgen_low_extend_detect/
SMBus_Controller_Altera_MAX_II_CPLD_Design_Example/modelsim/work/clkgen_low_extend_detect/verilog.psm
SMBus_Controller_Altera_MAX_II_CPLD_Design_Example/modelsim/work/clkgen_low_extend_detect/_primary.dat
SMBus_Controller_Altera_MAX_II_CPLD_Design_Example/modelsim/work/clkgen_low_extend_detect/_primary.vhd
SMBus_Controller_Altera_MAX_II_CPLD_Design_Example/modelsim/work/fsm/
SMBus_Controller_Altera_MAX_II_CPLD_Design_Example/modelsim/work/fsm/verilog.psm
SMBus_Controller_Altera_MAX_II_CPLD_Design_Example/modelsim/work/fsm/_primary.dat
SMBus_Controller_Altera_MAX_II_CPLD_Design_Example/modelsim/work/fsm/_primary.vhd
SMBus_Controller_Altera_MAX_II_CPLD_Design_Example/modelsim/work/mod_crc/
SMBus_Controller_Altera_MAX_II_CPLD_Design_Example/modelsim/work/mod_crc/verilog.psm
SMBus_Controller_Altera_MAX_II_CPLD_Design_Example/modelsim/work/mod_crc/_primary.dat
SMBus_Controller_Altera_MAX_II_CPLD_Design_Example/modelsim/work/mod_crc/_primary.vhd
SMBus_Controller_Altera_MAX_II_CPLD_Design_Example/modelsim/work/oscillator/
SMBus_Controller_Altera_MAX_II_CPLD_Design_Example/modelsim/work/oscillator/verilog.psm
SMBus_Controller_Altera_MAX_II_CPLD_Design_Example/modelsim/work/oscillator/_primary.dat
SMBus_Controller_Altera_MAX_II_CPLD_Design_Example/modelsim/work/oscillator/_primary.vhd
SMBus_Controller_Altera_MAX_II_CPLD_Design_Example/modelsim/work/oscillator_altufm_osc_7p3/
SMBus_Controller_Altera_MAX_II_CPLD_Design_Example/modelsim/work/oscillator_altufm_osc_7p3/verilog.psm
SMBus_Controller_Altera_MAX_II_CPLD_Design_Example/modelsim/work/oscillator_altufm_osc_7p3/_primary.dat
SMBus_Controller_Altera_MAX_II_CPLD_Design_Example/modelsim/work/oscillator_altufm_osc_7p3/_primary.vhd
SMBus_Controller_Altera_MAX_II_CPLD_Design_Example/modelsim/work/output_stage/
SMBus_Controller_Altera_MAX_II_CPLD_Design_Example/modelsim/work/output_stage/verilog.psm
SMBus_Controller_Altera_MAX_II_CPLD_Design_Example/modelsim/work/output_stage/_primary.dat
SMBus_Controller_Altera_MAX_II_CPLD_Design_Example/modelsim/work/output_stage/_primary.vhd
SMBus_Controller_Altera_MAX_II_CPLD_Design_Example/modelsim/work/pec/
SMBus_Controller_Altera_MAX_II_CPLD_Design_Example/modelsim/work/pec/verilog.psm
SMBus_Controller_Altera_MAX_II_CPLD_Design_Example/modelsim/work/pec/_primary.dat
SMBus_Controller_Altera_MAX_II_CPLD_Design_Example/modelsim/work/pec/_primary.vhd
SMBus_Controller_Altera_MAX_II_CPLD_Design_Example/modelsim/work/piso/
SMBus_Controller_Altera_MAX_II_CPLD_Design_Example/modelsim/work/piso/verilog.psm
SMBus_Controller_Altera_MAX_II_CPLD_Design_Example/modelsim/work/piso/_primary.dat
SMBus_Controller_Altera_MAX_II_CPLD_Design_Example/modelsim/work/piso/_primary.vhd
SMBus_Controller_

相关说明

  • 本站资源为会员上传分享交流与学习,如有侵犯您的权益,请联系我们删除.
  • 搜珍网是交换下载平台，只提供交流渠道，下载内容来自于网络，除下载问题外，其它问题请自行百度。更多...
  • 本站已设置防盗链，请勿用迅雷、QQ旋风等下载软件下载资源，下载后用WinRAR最新版进行解压.
  • 如果您发现内容无法下载，请稍后再次尝试；或换浏览器；或者到消费记录里找到下载记录反馈给我们.
  • 下载后发现下载的内容跟说明不相乎，请到消费记录里找到下载记录反馈给我们，经确认后退回积分.
  • 如下载前有疑问，可以通过点击"提供者"的名字，查看对方的联系方式，联系对方咨询.
查看所有评论

相关评论

暂无评论内容．

发表评论

*快速评论： 推荐 一般 有密码 和说明不符 不是源码或资料 文件不全 不能解压 纯粹是垃圾
*内　　容：
*验 证 码：
搜珍网 www.dssz.com

浏览历史记录

关闭