CDN加速镜像 | 设为首页 | 加入收藏夹
登陆 | 会员注册
当前位置： 首页 资源下载 源码下载 嵌入式/单片机编程 VHDL编程
收藏

文件名称:BR262降噪芯片寄存器设置

  • 所属分类：
    VHDL编程
  • 标签属性：
    [VHDL] [源码]
  • 上传时间：
    2020-08-19
  • 文件大小：
    2.74mb
  • 已下载：
    0次
  • 提 供 者：
    927385665@qq.com
  • 相关连接：
    无
  • 下载说明：
    别用迅雷下载，失败请重下，重下不扣分！
修正介绍说明

介绍说明－－下载内容来自于网络，使用问题请自行百度

针对BR262器件的寄存器控制，可设置增益大小，数字接口，模拟接口输出等功能
(系统自动生成,下载前可以参看下载内容)

下载文件列表

压缩包 : BR262_verilog.rar 列表
BR262_verilog/db/logic_util_heursitic.dat
BR262_verilog/db/pll_altpll.v
BR262_verilog/db/prev_cmp_reg_config.qmsg
BR262_verilog/db/reg_config.(0).cnf.cdb
BR262_verilog/db/reg_config.(0).cnf.hdb
BR262_verilog/db/reg_config.(1).cnf.cdb
BR262_verilog/db/reg_config.(1).cnf.hdb
BR262_verilog/db/reg_config.(2).cnf.cdb
BR262_verilog/db/reg_config.(2).cnf.hdb
BR262_verilog/db/reg_config.(3).cnf.cdb
BR262_verilog/db/reg_config.(3).cnf.hdb
BR262_verilog/db/reg_config.(4).cnf.cdb
BR262_verilog/db/reg_config.(4).cnf.hdb
BR262_verilog/db/reg_config.(5).cnf.cdb
BR262_verilog/db/reg_config.(5).cnf.hdb
BR262_verilog/db/reg_config.(6).cnf.cdb
BR262_verilog/db/reg_config.(6).cnf.hdb
BR262_verilog/db/reg_config.asm.qmsg
BR262_verilog/db/reg_config.asm.rdb
BR262_verilog/db/reg_config.asm_labs.ddb
BR262_verilog/db/reg_config.cbx.xml
BR262_verilog/db/reg_config.cmp.bpm
BR262_verilog/db/reg_config.cmp.cdb
BR262_verilog/db/reg_config.cmp.hdb
BR262_verilog/db/reg_config.cmp.idb
BR262_verilog/db/reg_config.cmp.kpt
BR262_verilog/db/reg_config.cmp.logdb
BR262_verilog/db/reg_config.cmp.rdb
BR262_verilog/db/reg_config.cmp_merge.kpt
BR262_verilog/db/reg_config.cycloneive_io_sim_cache.45um_ff_1200mv_0c_fast.hsd
BR262_verilog/db/reg_config.cycloneive_io_sim_cache.45um_ii_1200mv_0c_slow.hsd
BR262_verilog/db/reg_config.cycloneive_io_sim_cache.45um_ii_1200mv_85c_slow.hsd
BR262_verilog/db/reg_config.db_info
BR262_verilog/db/reg_config.eda.qmsg
BR262_verilog/db/reg_config.fit.qmsg
BR262_verilog/db/reg_config.hier_info
BR262_verilog/db/reg_config.hif
BR262_verilog/db/reg_config.ipinfo
BR262_verilog/db/reg_config.lpc.html
BR262_verilog/db/reg_config.lpc.rdb
BR262_verilog/db/reg_config.lpc.txt
BR262_verilog/db/reg_config.map.ammdb
BR262_verilog/db/reg_config.map.bpm
BR262_verilog/db/reg_config.map.cdb
BR262_verilog/db/reg_config.map.hdb
BR262_verilog/db/reg_config.map.kpt
BR262_verilog/db/reg_config.map.logdb
BR262_verilog/db/reg_config.map.qmsg
BR262_verilog/db/reg_config.map.rdb
BR262_verilog/db/reg_config.map_bb.cdb
BR262_verilog/db/reg_config.map_bb.hdb
BR262_verilog/db/reg_config.map_bb.logdb
BR262_verilog/db/reg_config.pplq.rdb
BR262_verilog/db/reg_config.pre_map.hdb
BR262_verilog/db/reg_config.pti_db_list.ddb
BR262_verilog/db/reg_config.root_partition.map.reg_db.cdb
BR262_verilog/db/reg_config.routing.rdb
BR262_verilog/db/reg_config.rtlv.hdb
BR262_verilog/db/reg_config.rtlv_sg.cdb
BR262_verilog/db/reg_config.rtlv_sg_swap.cdb
BR262_verilog/db/reg_config.sgdiff.cdb
BR262_verilog/db/reg_config.sgdiff.hdb
BR262_verilog/db/reg_config.sld_design_entry.sci
BR262_verilog/db/reg_config.sld_design_entry_dsc.sci
BR262_verilog/db/reg_config.smart_action.txt
BR262_verilog/db/reg_config.smp_dump.txt
BR262_verilog/db/reg_config.sta.qmsg
BR262_verilog/db/reg_config.sta.rdb
BR262_verilog/db/reg_config.sta_cmp.7_slow_1200mv_85c.tdb
BR262_verilog/db/reg_config.syn_hier_info
BR262_verilog/db/reg_config.tiscmp.fast_1200mv_0c.ddb
BR262_verilog/db/reg_config.tiscmp.slow_1200mv_0c.ddb
BR262_verilog/db/reg_config.tiscmp.slow_1200mv_85c.ddb
BR262_verilog/db/reg_config.tis_db_list.ddb
BR262_verilog/db/reg_config.tmw_info
BR262_verilog/db/reg_config.vpr.ammdb
BR262_verilog/greybox_tmp/cbx_args.txt
BR262_verilog/i2c_com.v
BR262_verilog/incremental_db/compiled_partitions/reg_config.db_info
BR262_verilog/incremental_db/compiled_partitions/reg_config.root_partition.cmp.ammdb
BR262_verilog/incremental_db/compiled_partitions/reg_config.root_partition.cmp.cdb
BR262_verilog/incremental_db/compiled_partitions/reg_config.root_partition.cmp.dfp
BR262_verilog/incremental_db/compiled_partitions/reg_config.root_partition.cmp.hdb
BR262_verilog/incremental_db/compiled_partitions/reg_config.root_partition.cmp.kpt
BR262_verilog/incremental_db/compiled_partitions/reg_config.root_partition.cmp.logdb
BR262_verilog/incremental_db/compiled_partitions/reg_config.root_partition.cmp.rcfdb
BR262_verilog/incremental_db/compiled_partitions/reg_config.root_partition.map.cdb
BR262_verilog/incremental_db/compiled_partitions/reg_config.root_partition.map.dpi
BR262_verilog/incremental_db/compiled_partitions/reg_config.root_partition.map.hbdb.cdb
BR262_verilog/incremental_db/compiled_partitions/reg_config.root_partition.map.hbdb.hb_info
BR262_verilog/incremental_db/compiled_partitions/reg_config.root_partition.map.hbdb.hdb
BR262_verilog/incremental_db/compiled_partitions/reg_config.root_partition.map.hbdb.sig
BR262_verilog/incremental_db/compiled_partitions/reg_config.root_partition.map.hdb
BR262_verilog/incremental_db/compiled_partitions/reg_config.root_partition.map.kpt
BR262_verilog/incremental_db/README
BR262_verilog/output_files/greybox_tmp/cbx_args.txt
BR262_verilog/output_files/output_files/greybox_tmp/cbx_args.txt
BR262_verilog/output_files/output_files/pll.qip
BR262_verilog/output_files/pll.qip
BR262_verilog/output_files/reg_config.asm.rpt
BR262_verilog/output_files/reg_config.cdf
BR262_verilog/output_files/reg_config.done
BR262_verilog/output_files/reg_config.eda.rpt
BR262_verilog/output_files/reg_config.fit.rpt
BR262_verilog/output_files/reg_config.fit.smsg
BR262_verilog/output_files/reg_config.fit.summary
BR

相关说明

  • 本站资源为会员上传分享交流与学习,如有侵犯您的权益,请联系我们删除.
  • 搜珍网是交换下载平台，只提供交流渠道，下载内容来自于网络，除下载问题外，其它问题请自行百度。更多...
  • 本站已设置防盗链，请勿用迅雷、QQ旋风等下载软件下载资源，下载后用WinRAR最新版进行解压.
  • 如果您发现内容无法下载，请稍后再次尝试；或换浏览器；或者到消费记录里找到下载记录反馈给我们.
  • 下载后发现下载的内容跟说明不相乎，请到消费记录里找到下载记录反馈给我们，经确认后退回积分.
  • 如下载前有疑问，可以通过点击"提供者"的名字，查看对方的联系方式，联系对方咨询.
查看所有评论

相关评论

暂无评论内容．

发表评论

*快速评论： 推荐 一般 有密码 和说明不符 不是源码或资料 文件不全 不能解压 纯粹是垃圾
*内　　容：
*验 证 码：
搜珍网 www.dssz.com