文件名称:CLOCK_co-design_of_C_and_Verilog
介绍说明--下载内容来自于网络,使用问题请自行百度
A clock writing by Verilog which can count from 00:00 to 23:59. With a C file to see the simulation results. A co-design example of C and Verilog.
(系统自动生成,下载前可以参看下载内容)
下载文件列表
CLOCK/homework3.v
CLOCK/hw3/HW3.doc
CLOCK/hw3/output_use_de.c
CLOCK/hw3
CLOCK/HW3.doc
CLOCK/hw3testbench.v
CLOCK/output_use_de.c
CLOCK/~$HW3.doc
CLOCK
www.dssz.com.txt
CLOCK/hw3/HW3.doc
CLOCK/hw3/output_use_de.c
CLOCK/hw3
CLOCK/HW3.doc
CLOCK/hw3testbench.v
CLOCK/output_use_de.c
CLOCK/~$HW3.doc
CLOCK
www.dssz.com.txt
本网站为编程资源及源代码搜集、介绍的搜索网站,版权归原作者所有! 粤ICP备11031372号
1999-2046 搜珍网 All Rights Reserved.