压缩包 : sdram controller.rar 列表
sdram controller\sdr sdram controller\sdr_sdram.pdf
sdram controller\sdr sdram controller\verilog\doc\readme.txt
sdram controller\sdr sdram controller\verilog\doc\sdr_sdram.pdf
sdram controller\sdr sdram controller\verilog\model\mt48lc8m16a2.v
sdram controller\sdr sdram controller\verilog\route\PLL1.v
sdram controller\sdr sdram controller\verilog\route\sdr_sdram.csf
sdram controller\sdr sdram controller\verilog\route\sdr_sdram.esf
sdram controller\sdr sdram controller\verilog\route\sdr_sdram.vqm
sdram controller\sdr sdram controller\verilog\simulation\modelsim.ini
sdram controller\sdr sdram controller\verilog\simulation\readme.txt
sdram controller\sdr sdram controller\verilog\simulation\sdr_sdram_tb.v
sdram controller\sdr sdram controller\verilog\simulation\work\altclklock\verilog.psm
sdram controller\sdr sdram controller\verilog\simulation\work\altclklock\_primary.dat
sdram controller\sdr sdram controller\verilog\simulation\work\altclklock\_primary.vhd
sdram controller\sdr sdram controller\verilog\simulation\work\command\verilog.psm
sdram controller\sdr sdram controller\verilog\simulation\work\command\_primary.dat
sdram controller\sdr sdram controller\verilog\simulation\work\command\_primary.vhd
sdram controller\sdr sdram controller\verilog\simulation\work\control_interface\verilog.psm
sdram controller\sdr sdram controller\verilog\simulation\work\control_interface\_primary.dat
sdram controller\sdr sdram controller\verilog\simulation\work\control_interface\_primary.vhd
sdram controller\sdr sdram controller\verilog\simulation\work\mt48lc8m16a2\verilog.psm
sdram controller\sdr sdram controller\verilog\simulation\work\mt48lc8m16a2\_primary.dat
sdram controller\sdr sdram controller\verilog\simulation\work\mt48lc8m16a2\_primary.vhd
sdram controller\sdr sdram controller\verilog\simulation\work\pll1\verilog.psm
sdram controller\sdr sdram controller\verilog\simulation\work\pll1\_primary.dat
sdram controller\sdr sdram controller\verilog\simulation\work\pll1\_primary.vhd
sdram controller\sdr sdram controller\verilog\simulation\work\sdr_data_path\verilog.psm
sdram controller\sdr sdram controller\verilog\simulation\work\sdr_data_path\_primary.dat
sdram controller\sdr sdram controller\verilog\simulation\work\sdr_data_path\_primary.vhd
sdram controller\sdr sdram controller\verilog\simulation\work\sdr_sdram\verilog.psm
sdram controller\sdr sdram controller\verilog\simulation\work\sdr_sdram\_primary.dat
sdram controller\sdr sdram controller\verilog\simulation\work\sdr_sdram\_primary.vhd
sdram controller\sdr sdram controller\verilog\simulation\work\sdr_sdram_tb\verilog.psm
sdram controller\sdr sdram controller\verilog\simulation\work\sdr_sdram_tb\_primary.dat
sdram controller\sdr sdram controller\verilog\simulation\work\sdr_sdram_tb\_primary.vhd
sdram controller\sdr sdram controller\verilog\simulation\work\_info
sdram controller\sdr sdram controller\verilog\source\altclklock.v
sdram controller\sdr sdram controller\verilog\source\Command.v
sdram controller\sdr sdram controller\verilog\source\compile_all.v
sdram controller\sdr sdram controller\verilog\source\control_interface.v
sdram controller\sdr sdram controller\verilog\source\Params.v
sdram controller\sdr sdram controller\verilog\source\PLL1.v
sdram controller\sdr sdram controller\verilog\source\sdr_data_path.v
sdram controller\sdr sdram controller\verilog\source\sdr_sdram.v
sdram controller\sdr sdram controller\verilog\synthesis\synplicity\sdr_sdram.prj
sdram controller\sdr sdram controller\vhdl\doc\readme.txt
sdram controller\sdr sdram controller\vhdl\doc\sdr_sdram.pdf
sdram controller\sdr sdram controller\vhdl\model\io_utils.vhd
sdram controller\sdr sdram controller\vhdl\model\mt48lc8m16a2.vhd
sdram controller\sdr sdram controller\vhdl\model\mt48lc8m16a2.zip
sdram controller\sdr sdram controller\vhdl\model\mti_pkg.vhd
sdram controller\sdr sdram controller\vhdl\model\stdlogar.vhd
sdram controller\sdr sdram controller\vhdl\model\util1164.vhd
sdram controller\sdr sdram controller\vhdl\route\pll1.vhd
sdram controller\sdr sdram controller\vhdl\route\sdr_sdram.csf
sdram controller\sdr sdram controller\vhdl\route\sdr_sdram.esf
sdram controller\sdr sdram controller\vhdl\route\sdr_sdram.vqm
sdram controller\sdr sdram controller\vhdl\simulation\APEX20KE_MF.VHD
sdram controller\sdr sdram controller\vhdl\simulation\io_utils.vhd
sdram controller\sdr sdram controller\vhdl\simulation\lpm_pack.vhd
sdram controller\sdr sdram controller\vhdl\simulation\modelsim.ini
sdram controller\sdr sdram controller\vhdl\simulation\mt48lc8m16a2.vhd
sdram controller\sdr sdram controller\vhdl\simulation\mti_pkg.vhd
sdram controller\sdr sdram controller\vhdl\simulation\readme.txt
sdram controller\sdr sdram controller\vhdl\simulation\sdr_sdram_tb.vhd
sdram controller\sdr sdram controller\vhdl\simulation\stdlogar.vhd
sdram controller\sdr sdram controller\vhdl\simulation\util1164.vhd
sdram controller\sdr sdram controller\vhdl\simulation\work\altcam\behave.dat
sdram controller\sdr sdram controller\vhdl\simulation\work\altcam\behave.psm
sdram controller\sdr sdram controller\vhdl\simulation\work\altcam\_primary.dat
sdram contr