文件名称:FFT288
-
所属分类:
- 标签属性:
- 上传时间:2012-09-04
-
文件大小:1.02mb
-
已下载:0次
-
提 供 者:
-
相关连接:无下载说明:别用迅雷下载,失败请重下,重下不扣分!
介绍说明--下载内容来自于网络,使用问题请自行百度
本部分是128点的fft,经过了modelsim的仿真验证.里面采用了华莱士树等结构,整体结构采用2-It is 128 point fft,which has been verificated in the modelsim.In the verilog code ,we use hulaishi tree.we use 288 architecture to complete it.
(系统自动生成,下载前可以参看下载内容)
下载文件列表
FFT288/Adder12_12_12.v
FFT288/addr_b_g.v
FFT288/addr_c_g.v
FFT288/Add_ahead23.v
FFT288/Add_ahead23.v.bak
FFT288/Anti_1.v
FFT288/Com_Mul12_12_12.v
FFT288/Com_Mul_sqrt2.v
FFT288/Com_Mul_sqrt_2.v
FFT288/Conjugate16.v
FFT288/csa21.v
FFT288/csa23.v
FFT288/data_in_block.v
FFT288/data_out_block.v
FFT288/dmux.v
FFT288/d_in_ctrl.v
FFT288/d_out_ctrl.v
FFT288/d_sram.v
FFT288/d_sram8.v
FFT288/d_sram8_16.v
FFT288/FFT288new/Adder12_12_12.v
FFT288/FFT288new/addr_b_g.v
FFT288/FFT288new/addr_c_g.v
FFT288/FFT288new/Add_ahead21c.v
FFT288/FFT288new/Add_ahead21c.v.bak
FFT288/FFT288new/Add_ahead23.v
FFT288/FFT288new/Add_ahead23.v.bak
FFT288/FFT288new/Anti_1.v
FFT288/FFT288new/commul12/@adder12_12_12@x/verilog.asm
FFT288/FFT288new/commul12/@adder12_12_12@x/verilog.rw
FFT288/FFT288new/commul12/@adder12_12_12@x/_primary.dat
FFT288/FFT288new/commul12/@adder12_12_12@x/_primary.dbs
FFT288/FFT288new/commul12/@adder12_12_12@x/_primary.vhd
FFT288/FFT288new/commul12/@adder@f@h12_12_12/verilog.asm
FFT288/FFT288new/commul12/@adder@f@h12_12_12/verilog.rw
FFT288/FFT288new/commul12/@adder@f@h12_12_12/_primary.dat
FFT288/FFT288new/commul12/@adder@f@h12_12_12/_primary.dbs
FFT288/FFT288new/commul12/@adder@f@h12_12_12/_primary.vhd
FFT288/FFT288new/commul12/@adder@n@o@f@h12_12_12/verilog.asm
FFT288/FFT288new/commul12/@adder@n@o@f@h12_12_12/verilog.rw
FFT288/FFT288new/commul12/@adder@n@o@f@h12_12_12/_primary.dat
FFT288/FFT288new/commul12/@adder@n@o@f@h12_12_12/_primary.dbs
FFT288/FFT288new/commul12/@adder@n@o@f@h12_12_12/_primary.vhd
FFT288/FFT288new/commul12/@add_ahead21/verilog.asm
FFT288/FFT288new/commul12/@add_ahead21/verilog.rw
FFT288/FFT288new/commul12/@add_ahead21/_primary.dat
FFT288/FFT288new/commul12/@add_ahead21/_primary.dbs
FFT288/FFT288new/commul12/@add_ahead21/_primary.vhd
FFT288/FFT288new/commul12/@add_ahead23n/_primary.dat
FFT288/FFT288new/commul12/@add_ahead23n/_primary.dbs
FFT288/FFT288new/commul12/@add_ahead23n/_primary.vhd
FFT288/FFT288new/commul12/@anti_1/verilog.asm
FFT288/FFT288new/commul12/@anti_1/verilog.rw
FFT288/FFT288new/commul12/@anti_1/_primary.dat
FFT288/FFT288new/commul12/@anti_1/_primary.dbs
FFT288/FFT288new/commul12/@anti_1/_primary.vhd
FFT288/FFT288new/commul12/@_opt/vopt042xb3
FFT288/FFT288new/commul12/@_opt/vopt239ir6
FFT288/FFT288new/commul12/@_opt/vopt2i7fs6
FFT288/FFT288new/commul12/@_opt/vopt2v4cwh
FFT288/FFT288new/commul12/@_opt/vopt346k78
FFT288/FFT288new/commul12/@_opt/vopt35mqn3
FFT288/FFT288new/commul12/@_opt/vopt3kqtb3
FFT288/FFT288new/commul12/@_opt/vopt52xcs6
FFT288/FFT288new/commul12/@_opt/vopt5bt9wh
FFT288/FFT288new/commul12/@_opt/vopt6jyer6
FFT288/FFT288new/commul12/@_opt/vopt6kvh78
FFT288/FFT288new/commul12/@_opt/vopt6makn3
FFT288/FFT288new/commul12/@_opt/vopt74dnb3
FFT288/FFT288new/commul12/@_opt/vopt93kbr6
FFT288/FFT288new/commul12/@_opt/vopt9ii9s6
FFT288/FFT288new/commul12/@_opt/vopt9vf6wh
FFT288/FFT288new/commul12/@_opt/vopta4he78
FFT288/FFT288new/commul12/@_opt/vopta50gn3
FFT288/FFT288new/commul12/@_opt/voptavbjya
FFT288/FFT288new/commul12/@_opt/voptcb53wh
FFT288/FFT288new/commul12/@_opt/voptd285s6
FFT288/FFT288new/commul12/@_opt/voptd35888
FFT288/FFT288new/commul12/@_opt/voptdk6b78
FFT288/FFT288new/commul12/@_opt/vopteb1gya
FFT288/FFT288new/commul12/@_opt/voptejndc3
FFT288/FFT288new/commul12/@_opt/voptgix2s6
FFT288/FFT288new/commul12/@_opt/voptgvtzvh
FFT288/FFT288new/commul12/@_opt/vopth3cac3
FFT288/FFT288new/commul12/@_opt/vopth4w778
FFT288/FFT288new/commul12/@_opt/vopthjt588
FFT288/FFT288new/commul12/@_opt/voptivncya
FFT288/FFT288new/commul12/@_opt/voptjbgwvh
FFT288/FFT288new/commul12/@_opt/voptk2jzr6
FFT288/FFT288new/commul12/@_opt/voptk3g188
FFT288/FFT288new/commul12/@_opt/voptmbc9ya
FFT288/FFT288new/commul12/@_opt/voptmj17c3
FFT288/FFT288new/commul12/@_opt/voptmkh478
FFT288/FFT288new/commul12/@_opt/voptqa4nwh
FFT288/FFT288new/commul12/@_opt/voptqi8wr6
FFT288/FFT288new/commul12/@_opt/voptqv5svh
FFT288/FFT288new/commul12/@_opt/voptr3q3c3
FFT288/FFT288new/commul12/@_opt/voptr47178
FFT288/FFT288new/commul12/@_opt/voptrj5y78
FFT288/FFT288new/commul12/@_opt/voptsv16ya
FFT288/FFT288new/commul12/@_opt/voptttsjwh
FFT288/FFT288new/commul12/@_opt/voptv2yrr6
FFT288/FFT288new/commul12/@_opt/voptv3vv78
FFT288/FFT288new/commul12/@_opt/voptvbvnvh
FFT288/FFT288new/commul12/@_opt/voptwjc0c3
FFT288/FFT288new/commul12/@_opt/voptwkwx68
FFT288/FFT288new/commul12/@_opt/voptyafgwh
FFT288/FFT288new/commul12/@_opt/voptyb2ib1
FFT288/FFT288new/commul12/@_opt/voptz4it68
FFT288/FFT288new/commul12/@_opt/voptzijmr6
FFT288/FFT288new/commul12/@_opt/voptzjgr78
FFT288/FFT288new/commul12/@_opt/_deps
FFT288/FFT288new/commul12/comple12/verilog.asm
FFT288/FFT288new/commul12/comple12/verilog.rw
FFT288/FFT288new/commul12/comple12/_primary.dat
FFT288/FFT288new/commul12/comple12/_primary.dbs
FFT288/FFT288new/commul12/comple12/_primary.vhd
FFT288/FFT288new/commul12/com_mul12_12_12new/verilog.asm
FFT288/FFT288new/commul12/com_mul12_12_12new/verilog.rw
FFT288/FFT288new/commul12/com_mul12_12_12new/_primary.dat
FFT288/FFT288new/commul12/com_mul12_12_12new/_primary.dbs
FFT288/FFT288new/commul12/com_mul12_12_12new/_primary.vhd
FFT288/FFT288new/commul12/cs
FFT288/addr_b_g.v
FFT288/addr_c_g.v
FFT288/Add_ahead23.v
FFT288/Add_ahead23.v.bak
FFT288/Anti_1.v
FFT288/Com_Mul12_12_12.v
FFT288/Com_Mul_sqrt2.v
FFT288/Com_Mul_sqrt_2.v
FFT288/Conjugate16.v
FFT288/csa21.v
FFT288/csa23.v
FFT288/data_in_block.v
FFT288/data_out_block.v
FFT288/dmux.v
FFT288/d_in_ctrl.v
FFT288/d_out_ctrl.v
FFT288/d_sram.v
FFT288/d_sram8.v
FFT288/d_sram8_16.v
FFT288/FFT288new/Adder12_12_12.v
FFT288/FFT288new/addr_b_g.v
FFT288/FFT288new/addr_c_g.v
FFT288/FFT288new/Add_ahead21c.v
FFT288/FFT288new/Add_ahead21c.v.bak
FFT288/FFT288new/Add_ahead23.v
FFT288/FFT288new/Add_ahead23.v.bak
FFT288/FFT288new/Anti_1.v
FFT288/FFT288new/commul12/@adder12_12_12@x/verilog.asm
FFT288/FFT288new/commul12/@adder12_12_12@x/verilog.rw
FFT288/FFT288new/commul12/@adder12_12_12@x/_primary.dat
FFT288/FFT288new/commul12/@adder12_12_12@x/_primary.dbs
FFT288/FFT288new/commul12/@adder12_12_12@x/_primary.vhd
FFT288/FFT288new/commul12/@adder@f@h12_12_12/verilog.asm
FFT288/FFT288new/commul12/@adder@f@h12_12_12/verilog.rw
FFT288/FFT288new/commul12/@adder@f@h12_12_12/_primary.dat
FFT288/FFT288new/commul12/@adder@f@h12_12_12/_primary.dbs
FFT288/FFT288new/commul12/@adder@f@h12_12_12/_primary.vhd
FFT288/FFT288new/commul12/@adder@n@o@f@h12_12_12/verilog.asm
FFT288/FFT288new/commul12/@adder@n@o@f@h12_12_12/verilog.rw
FFT288/FFT288new/commul12/@adder@n@o@f@h12_12_12/_primary.dat
FFT288/FFT288new/commul12/@adder@n@o@f@h12_12_12/_primary.dbs
FFT288/FFT288new/commul12/@adder@n@o@f@h12_12_12/_primary.vhd
FFT288/FFT288new/commul12/@add_ahead21/verilog.asm
FFT288/FFT288new/commul12/@add_ahead21/verilog.rw
FFT288/FFT288new/commul12/@add_ahead21/_primary.dat
FFT288/FFT288new/commul12/@add_ahead21/_primary.dbs
FFT288/FFT288new/commul12/@add_ahead21/_primary.vhd
FFT288/FFT288new/commul12/@add_ahead23n/_primary.dat
FFT288/FFT288new/commul12/@add_ahead23n/_primary.dbs
FFT288/FFT288new/commul12/@add_ahead23n/_primary.vhd
FFT288/FFT288new/commul12/@anti_1/verilog.asm
FFT288/FFT288new/commul12/@anti_1/verilog.rw
FFT288/FFT288new/commul12/@anti_1/_primary.dat
FFT288/FFT288new/commul12/@anti_1/_primary.dbs
FFT288/FFT288new/commul12/@anti_1/_primary.vhd
FFT288/FFT288new/commul12/@_opt/vopt042xb3
FFT288/FFT288new/commul12/@_opt/vopt239ir6
FFT288/FFT288new/commul12/@_opt/vopt2i7fs6
FFT288/FFT288new/commul12/@_opt/vopt2v4cwh
FFT288/FFT288new/commul12/@_opt/vopt346k78
FFT288/FFT288new/commul12/@_opt/vopt35mqn3
FFT288/FFT288new/commul12/@_opt/vopt3kqtb3
FFT288/FFT288new/commul12/@_opt/vopt52xcs6
FFT288/FFT288new/commul12/@_opt/vopt5bt9wh
FFT288/FFT288new/commul12/@_opt/vopt6jyer6
FFT288/FFT288new/commul12/@_opt/vopt6kvh78
FFT288/FFT288new/commul12/@_opt/vopt6makn3
FFT288/FFT288new/commul12/@_opt/vopt74dnb3
FFT288/FFT288new/commul12/@_opt/vopt93kbr6
FFT288/FFT288new/commul12/@_opt/vopt9ii9s6
FFT288/FFT288new/commul12/@_opt/vopt9vf6wh
FFT288/FFT288new/commul12/@_opt/vopta4he78
FFT288/FFT288new/commul12/@_opt/vopta50gn3
FFT288/FFT288new/commul12/@_opt/voptavbjya
FFT288/FFT288new/commul12/@_opt/voptcb53wh
FFT288/FFT288new/commul12/@_opt/voptd285s6
FFT288/FFT288new/commul12/@_opt/voptd35888
FFT288/FFT288new/commul12/@_opt/voptdk6b78
FFT288/FFT288new/commul12/@_opt/vopteb1gya
FFT288/FFT288new/commul12/@_opt/voptejndc3
FFT288/FFT288new/commul12/@_opt/voptgix2s6
FFT288/FFT288new/commul12/@_opt/voptgvtzvh
FFT288/FFT288new/commul12/@_opt/vopth3cac3
FFT288/FFT288new/commul12/@_opt/vopth4w778
FFT288/FFT288new/commul12/@_opt/vopthjt588
FFT288/FFT288new/commul12/@_opt/voptivncya
FFT288/FFT288new/commul12/@_opt/voptjbgwvh
FFT288/FFT288new/commul12/@_opt/voptk2jzr6
FFT288/FFT288new/commul12/@_opt/voptk3g188
FFT288/FFT288new/commul12/@_opt/voptmbc9ya
FFT288/FFT288new/commul12/@_opt/voptmj17c3
FFT288/FFT288new/commul12/@_opt/voptmkh478
FFT288/FFT288new/commul12/@_opt/voptqa4nwh
FFT288/FFT288new/commul12/@_opt/voptqi8wr6
FFT288/FFT288new/commul12/@_opt/voptqv5svh
FFT288/FFT288new/commul12/@_opt/voptr3q3c3
FFT288/FFT288new/commul12/@_opt/voptr47178
FFT288/FFT288new/commul12/@_opt/voptrj5y78
FFT288/FFT288new/commul12/@_opt/voptsv16ya
FFT288/FFT288new/commul12/@_opt/voptttsjwh
FFT288/FFT288new/commul12/@_opt/voptv2yrr6
FFT288/FFT288new/commul12/@_opt/voptv3vv78
FFT288/FFT288new/commul12/@_opt/voptvbvnvh
FFT288/FFT288new/commul12/@_opt/voptwjc0c3
FFT288/FFT288new/commul12/@_opt/voptwkwx68
FFT288/FFT288new/commul12/@_opt/voptyafgwh
FFT288/FFT288new/commul12/@_opt/voptyb2ib1
FFT288/FFT288new/commul12/@_opt/voptz4it68
FFT288/FFT288new/commul12/@_opt/voptzijmr6
FFT288/FFT288new/commul12/@_opt/voptzjgr78
FFT288/FFT288new/commul12/@_opt/_deps
FFT288/FFT288new/commul12/comple12/verilog.asm
FFT288/FFT288new/commul12/comple12/verilog.rw
FFT288/FFT288new/commul12/comple12/_primary.dat
FFT288/FFT288new/commul12/comple12/_primary.dbs
FFT288/FFT288new/commul12/comple12/_primary.vhd
FFT288/FFT288new/commul12/com_mul12_12_12new/verilog.asm
FFT288/FFT288new/commul12/com_mul12_12_12new/verilog.rw
FFT288/FFT288new/commul12/com_mul12_12_12new/_primary.dat
FFT288/FFT288new/commul12/com_mul12_12_12new/_primary.dbs
FFT288/FFT288new/commul12/com_mul12_12_12new/_primary.vhd
FFT288/FFT288new/commul12/cs
本网站为编程资源及源代码搜集、介绍的搜索网站,版权归原作者所有! 粤ICP备11031372号
1999-2046 搜珍网 All Rights Reserved.