- DA_TLV5636_IO DAC芯片TLV5636驱动代码
- AVR_IMU_1 卡尔曼滤波在AVR单片机的应用
- MPlayerGUI 多媒体播放器
- cramdld2.tar A few drivers for the Motorola C380 s celluar phone hardware with a simple test application. It s configured to build a binary that is to be uploaded at 0x03fd0000 and run at 0x03fd0010
- md5 此程序只适合用于扫描弱密码
- ie_bar DELPHI写的ie工具条
文件名称:shiyan3niu
介绍说明--下载内容来自于网络,使用问题请自行百度
1.利用FLEX10KE系列(EPM10K100EQC240-1X)的CLOCKBOOST
(symbol:CLKLOCK),设计一个2倍频器,再将该倍频器2分频后输出。
对其进行时序仿真。
2.设计一个数据宽度8bit,深度是16的
同步FIFO(读写用同一时钟),具有EMPTY、FULL输出标志。
要求FIFO的读写时钟频率为20MHz,
将1-16连续写入FIFO,写满后再将其读出来(读空为止)。
仿真上述逻辑的时序,将仿真波形打印出来(与第1题放在同一个PROJECT中)。
3.设计一个数据宽度8bit,深度是16的异步FIFO(读写时钟不相同),
当读写时钟的频率分别为wrclk=40MHz、rdclk=20MHz时,仿真其逻辑波形。
-1. FLEX10KE series using (EPM10K100EQC240-1X) of CLOCKBOOST (symbol: CLKLOCK), the design of a 2 frequency multiplier, and then the multiplier 2 hours after the output frequency. Its timing simulation. 2. The design of a data width of 8bit, depth of 16 synchronous FIFO (read and write with the same clock), with EMPTY, FULL output signs. FIFO read and write requests of the clock frequency of 20MHz, the 1-16 consecutive write FIFO, written after the read (read until empty). Simulation of the above-mentioned logical timing, simulation waveforms will print out (with the No. 1 title on the same PROJECT in). 3. To design a data width of 8bit, the depth is 16 asynchronous FIFO (read and write clock is not the same), when read and write clock frequencies were wrclk = 40MHz, rdclk = 20MHz, the simulation waveform of its logic.
相关搜索: 异步FIFO
(系统自动生成,下载前可以参看下载内容)
下载文件列表
实验三/实验三.qar
实验三
实验三
本网站为编程资源及源代码搜集、介绍的搜索网站,版权归原作者所有! 粤ICP备11031372号
1999-2046 搜珍网 All Rights Reserved.