文件名称:booth_mul
介绍说明--下载内容来自于网络,使用问题请自行百度
一种可以完成16位有符号/无符号二进制数乘法的乘法器。该乘法器采用了改进的Booth算法,简化了部分积的符号扩展,采用Wallace树和超前进位加法器来进一步提高电路的运算速度。本乘法器可以作为嵌入式CPU内核的乘法单元,整个设计用VHDL语言实现。-a 16 to be completed with symbols / unsigned multiplication of the number of binary multipliers. The multiplier used to improve the Booth algorithm, simplified some of the plot symbols expansion Wallace tree and used-ahead adder circuit to further enhance the computing speed. The multiplier can be used as embedded CPU cores multiplication modules, the entire design with VHDL.
(系统自动生成,下载前可以参看下载内容)
下载文件列表
booth_mul/booth_mul.v
booth_mul/tb_mul.v
booth_mul/work/_info
booth_mul/work/booth_mul/_primary.vhd
booth_mul/work/booth_mul/verilog.asm
booth_mul/work/booth_mul/_primary.dat
booth_mul/work/booth_mul
booth_mul/work/tb_mul/_primary.vhd
booth_mul/work/tb_mul/verilog.asm
booth_mul/work/tb_mul/_primary.dat
booth_mul/work/tb_mul
booth_mul/work
booth_mul/vsim.wlf
booth_mul/mul.mpf
booth_mul/mul.cr.mti
booth_mul
www.dssz.com.txt
booth_mul/tb_mul.v
booth_mul/work/_info
booth_mul/work/booth_mul/_primary.vhd
booth_mul/work/booth_mul/verilog.asm
booth_mul/work/booth_mul/_primary.dat
booth_mul/work/booth_mul
booth_mul/work/tb_mul/_primary.vhd
booth_mul/work/tb_mul/verilog.asm
booth_mul/work/tb_mul/_primary.dat
booth_mul/work/tb_mul
booth_mul/work
booth_mul/vsim.wlf
booth_mul/mul.mpf
booth_mul/mul.cr.mti
booth_mul
www.dssz.com.txt
本网站为编程资源及源代码搜集、介绍的搜索网站,版权归原作者所有! 粤ICP备11031372号
1999-2046 搜珍网 All Rights Reserved.