文件名称:verilog_risc
-
所属分类：
- 标签属性：
- 上传时间：2012-11-16
-
文件大小：126.56kb
-
已下载：0次
-
提 供 者：
-
相关连接：无下载说明：别用迅雷下载，失败请重下，重下不扣分！
介绍说明－－下载内容来自于网络，使用问题请自行百度
RISC状态机由三个功能单元构成：处理器、控制器和存储器。
RISC状态机经优化可实现高效的流水线操作。
RISC 中的数据线为16位。
在数据存储器中的0到15的位置放置16个随机数，求16个数的和，放在数据存储器的16、17的位置，高位在前
对这16个数进行排序，从大到小放置在18到33的位置
求出前16个数的平均数，放在34的位置
基本指令有NOP, ADD, SUB, AND, RD, WR, BR,BC。
因为采用16位指令，有扩充的余地。-RISC state machine consists of three functional modules: processor, controller and memory. RISC state machine can be realized by optimizing the efficient pipelining. RISC data in line 16. In the data memory in the 0-15 position placed 16 random numbers, and the number 16 and, on the data memory of the 16,17 position, the previous high of 16 the number of these sort, smallest place in the 18-33 position to derive the average number of the top 16, on the location of 34 basic instructions are NOP, ADD, SUB, AND, RD, WR, BR, BC. Because the use of 16-bit instructions, there is room for expansion.
RISC状态机经优化可实现高效的流水线操作。
RISC 中的数据线为16位。
在数据存储器中的0到15的位置放置16个随机数，求16个数的和，放在数据存储器的16、17的位置，高位在前
对这16个数进行排序，从大到小放置在18到33的位置
求出前16个数的平均数，放在34的位置
基本指令有NOP, ADD, SUB, AND, RD, WR, BR,BC。
因为采用16位指令，有扩充的余地。-RISC state machine consists of three functional modules: processor, controller and memory. RISC state machine can be realized by optimizing the efficient pipelining. RISC data in line 16. In the data memory in the 0-15 position placed 16 random numbers, and the number 16 and, on the data memory of the 16,17 position, the previous high of 16 the number of these sort, smallest place in the 18-33 position to derive the average number of the top 16, on the location of 34 basic instructions are NOP, ADD, SUB, AND, RD, WR, BR, BC. Because the use of 16-bit instructions, there is room for expansion.
相关搜索： RISC
vhdl risc
risc processor
状态机
Risc processor
average number
processor vhdl
16 bit risc
vhdl average
流水线
(系统自动生成,下载前可以参看下载内容)
下载文件列表
verilog实现简单risc/Address_Register.v
verilog实现简单risc/Address_Register.v.bak
verilog实现简单risc/Alu_RISC.v
verilog实现简单risc/Alu_RISC.v.bak
verilog实现简单risc/Clock_Unit .v
verilog实现简单risc/Control_Unit.v
verilog实现简单risc/Control_Unit.v.bak
verilog实现简单risc/D_flop.v
verilog实现简单risc/Instruction_Register.v
verilog实现简单risc/Instruction_Register.v.bak
verilog实现简单risc/Memory_Unit.v
verilog实现简单risc/Memory_Unit.v.bak
verilog实现简单risc/Multiplexer_3ch.v
verilog实现简单risc/Multiplexer_3ch.v.bak
verilog实现简单risc/Multiplexer_5ch.v
verilog实现简单risc/Multiplexer_5ch.v.bak
verilog实现简单risc/Processing_Unit.v
verilog实现简单risc/Processing_Unit.v.bak
verilog实现简单risc/Program_Counter.v
verilog实现简单risc/Program_Counter.v.bak
verilog实现简单risc/Register_Unit.v
verilog实现简单risc/Register_Unit.v.bak
verilog实现简单risc/risc.cr.mti
verilog实现简单risc/risc.mpf
verilog实现简单risc/risc1.cr.mti
verilog实现简单risc/risc1.mpf
verilog实现简单risc/RSIC_SPM.v
verilog实现简单risc/RSIC_SPM.v.bak
verilog实现简单risc/test_RISC_SPM.v
verilog实现简单risc/test_RISC_SPM.v.bak
verilog实现简单risc/transcript
verilog实现简单risc/vsim.wlf
verilog实现简单risc/work/@address_@register/verilog.asm
verilog实现简单risc/work/@address_@register/_primary.dat
verilog实现简单risc/work/@address_@register/_primary.dbs
verilog实现简单risc/work/@address_@register/_primary.vhd
verilog实现简单risc/work/@alu_@r@i@s@c/verilog.asm
verilog实现简单risc/work/@alu_@r@i@s@c/_primary.dat
verilog实现简单risc/work/@alu_@r@i@s@c/_primary.dbs
verilog实现简单risc/work/@alu_@r@i@s@c/_primary.vhd
verilog实现简单risc/work/@clock_@unit/verilog.asm
verilog实现简单risc/work/@clock_@unit/_primary.dat
verilog实现简单risc/work/@clock_@unit/_primary.dbs
verilog实现简单risc/work/@clock_@unit/_primary.vhd
verilog实现简单risc/work/@control_@unit/verilog.asm
verilog实现简单risc/work/@control_@unit/_primary.dat
verilog实现简单risc/work/@control_@unit/_primary.dbs
verilog实现简单risc/work/@control_@unit/_primary.vhd
verilog实现简单risc/work/@d_flop/verilog.asm
verilog实现简单risc/work/@d_flop/_primary.dat
verilog实现简单risc/work/@d_flop/_primary.dbs
verilog实现简单risc/work/@d_flop/_primary.vhd
verilog实现简单risc/work/@instruction_@register/verilog.asm
verilog实现简单risc/work/@instruction_@register/_primary.dat
verilog实现简单risc/work/@instruction_@register/_primary.dbs
verilog实现简单risc/work/@instruction_@register/_primary.vhd
verilog实现简单risc/work/@memory_@unit/verilog.asm
verilog实现简单risc/work/@memory_@unit/_primary.dat
verilog实现简单risc/work/@memory_@unit/_primary.dbs
verilog实现简单risc/work/@memory_@unit/_primary.vhd
verilog实现简单risc/work/@multiplexer_3ch/verilog.asm
verilog实现简单risc/work/@multiplexer_3ch/_primary.dat
verilog实现简单risc/work/@multiplexer_3ch/_primary.dbs
verilog实现简单risc/work/@multiplexer_3ch/_primary.vhd
verilog实现简单risc/work/@multiplexer_5ch/verilog.asm
verilog实现简单risc/work/@multiplexer_5ch/_primary.dat
verilog实现简单risc/work/@multiplexer_5ch/_primary.dbs
verilog实现简单risc/work/@multiplexer_5ch/_primary.vhd
verilog实现简单risc/work/@processing_@unit/verilog.asm
verilog实现简单risc/work/@processing_@unit/_primary.dat
verilog实现简单risc/work/@processing_@unit/_primary.dbs
verilog实现简单risc/work/@processing_@unit/_primary.vhd
verilog实现简单risc/work/@program_@counter/verilog.asm
verilog实现简单risc/work/@program_@counter/_primary.dat
verilog实现简单risc/work/@program_@counter/_primary.dbs
verilog实现简单risc/work/@program_@counter/_primary.vhd
verilog实现简单risc/work/@r@i@s@c_@s@p@m/verilog.asm
verilog实现简单risc/work/@r@i@s@c_@s@p@m/_primary.dat
verilog实现简单risc/work/@r@i@s@c_@s@p@m/_primary.dbs
verilog实现简单risc/work/@r@i@s@c_@s@p@m/_primary.vhd
verilog实现简单risc/work/@register_@unit/verilog.asm
verilog实现简单risc/work/@register_@unit/_primary.dat
verilog实现简单risc/work/@register_@unit/_primary.dbs
verilog实现简单risc/work/@register_@unit/_primary.vhd
verilog实现简单risc/work/test_@r@i@s@c_@s@p@m/verilog.asm
verilog实现简单risc/work/test_@r@i@s@c_@s@p@m/_primary.dat
verilog实现简单risc/work/test_@r@i@s@c_@s@p@m/_primary.dbs
verilog实现简单risc/work/test_@r@i@s@c_@s@p@m/_primary.vhd
verilog实现简单risc/work/_info
verilog实现简单risc/work/_temp/vlogznq23c
verilog实现简单risc/work/@address_@register
verilog实现简单risc/work/@alu_@r@i@s@c
verilog实现简单risc/work/@clock_@unit
verilog实现简单risc/work/@control_@unit
verilog实现简单risc/work/@d_flop
verilog实现简单risc/work/@instruction_@register
verilog实现简单risc/work/@memory_@unit
verilog实现简单risc/work/@multiplexer_3ch
verilog实现简单risc/work/@multiplexer_5ch
verilog实现简单risc/work/@processing_@unit
verilog实现简单risc/work/@program_@counter
verilog实现简单risc/work/@r@i@s@c_@s@p@m
verilog实现简单risc/work/@register_@unit
verilog实现简单risc/work/test_@r@i@s@c_@s@p@m
verilog实现简单risc/work/_temp
verilog实现简单risc/work
verilog实现简单risc
verilog实现简单risc/Address_Register.v.bak
verilog实现简单risc/Alu_RISC.v
verilog实现简单risc/Alu_RISC.v.bak
verilog实现简单risc/Clock_Unit .v
verilog实现简单risc/Control_Unit.v
verilog实现简单risc/Control_Unit.v.bak
verilog实现简单risc/D_flop.v
verilog实现简单risc/Instruction_Register.v
verilog实现简单risc/Instruction_Register.v.bak
verilog实现简单risc/Memory_Unit.v
verilog实现简单risc/Memory_Unit.v.bak
verilog实现简单risc/Multiplexer_3ch.v
verilog实现简单risc/Multiplexer_3ch.v.bak
verilog实现简单risc/Multiplexer_5ch.v
verilog实现简单risc/Multiplexer_5ch.v.bak
verilog实现简单risc/Processing_Unit.v
verilog实现简单risc/Processing_Unit.v.bak
verilog实现简单risc/Program_Counter.v
verilog实现简单risc/Program_Counter.v.bak
verilog实现简单risc/Register_Unit.v
verilog实现简单risc/Register_Unit.v.bak
verilog实现简单risc/risc.cr.mti
verilog实现简单risc/risc.mpf
verilog实现简单risc/risc1.cr.mti
verilog实现简单risc/risc1.mpf
verilog实现简单risc/RSIC_SPM.v
verilog实现简单risc/RSIC_SPM.v.bak
verilog实现简单risc/test_RISC_SPM.v
verilog实现简单risc/test_RISC_SPM.v.bak
verilog实现简单risc/transcript
verilog实现简单risc/vsim.wlf
verilog实现简单risc/work/@address_@register/verilog.asm
verilog实现简单risc/work/@address_@register/_primary.dat
verilog实现简单risc/work/@address_@register/_primary.dbs
verilog实现简单risc/work/@address_@register/_primary.vhd
verilog实现简单risc/work/@alu_@r@i@s@c/verilog.asm
verilog实现简单risc/work/@alu_@r@i@s@c/_primary.dat
verilog实现简单risc/work/@alu_@r@i@s@c/_primary.dbs
verilog实现简单risc/work/@alu_@r@i@s@c/_primary.vhd
verilog实现简单risc/work/@clock_@unit/verilog.asm
verilog实现简单risc/work/@clock_@unit/_primary.dat
verilog实现简单risc/work/@clock_@unit/_primary.dbs
verilog实现简单risc/work/@clock_@unit/_primary.vhd
verilog实现简单risc/work/@control_@unit/verilog.asm
verilog实现简单risc/work/@control_@unit/_primary.dat
verilog实现简单risc/work/@control_@unit/_primary.dbs
verilog实现简单risc/work/@control_@unit/_primary.vhd
verilog实现简单risc/work/@d_flop/verilog.asm
verilog实现简单risc/work/@d_flop/_primary.dat
verilog实现简单risc/work/@d_flop/_primary.dbs
verilog实现简单risc/work/@d_flop/_primary.vhd
verilog实现简单risc/work/@instruction_@register/verilog.asm
verilog实现简单risc/work/@instruction_@register/_primary.dat
verilog实现简单risc/work/@instruction_@register/_primary.dbs
verilog实现简单risc/work/@instruction_@register/_primary.vhd
verilog实现简单risc/work/@memory_@unit/verilog.asm
verilog实现简单risc/work/@memory_@unit/_primary.dat
verilog实现简单risc/work/@memory_@unit/_primary.dbs
verilog实现简单risc/work/@memory_@unit/_primary.vhd
verilog实现简单risc/work/@multiplexer_3ch/verilog.asm
verilog实现简单risc/work/@multiplexer_3ch/_primary.dat
verilog实现简单risc/work/@multiplexer_3ch/_primary.dbs
verilog实现简单risc/work/@multiplexer_3ch/_primary.vhd
verilog实现简单risc/work/@multiplexer_5ch/verilog.asm
verilog实现简单risc/work/@multiplexer_5ch/_primary.dat
verilog实现简单risc/work/@multiplexer_5ch/_primary.dbs
verilog实现简单risc/work/@multiplexer_5ch/_primary.vhd
verilog实现简单risc/work/@processing_@unit/verilog.asm
verilog实现简单risc/work/@processing_@unit/_primary.dat
verilog实现简单risc/work/@processing_@unit/_primary.dbs
verilog实现简单risc/work/@processing_@unit/_primary.vhd
verilog实现简单risc/work/@program_@counter/verilog.asm
verilog实现简单risc/work/@program_@counter/_primary.dat
verilog实现简单risc/work/@program_@counter/_primary.dbs
verilog实现简单risc/work/@program_@counter/_primary.vhd
verilog实现简单risc/work/@r@i@s@c_@s@p@m/verilog.asm
verilog实现简单risc/work/@r@i@s@c_@s@p@m/_primary.dat
verilog实现简单risc/work/@r@i@s@c_@s@p@m/_primary.dbs
verilog实现简单risc/work/@r@i@s@c_@s@p@m/_primary.vhd
verilog实现简单risc/work/@register_@unit/verilog.asm
verilog实现简单risc/work/@register_@unit/_primary.dat
verilog实现简单risc/work/@register_@unit/_primary.dbs
verilog实现简单risc/work/@register_@unit/_primary.vhd
verilog实现简单risc/work/test_@r@i@s@c_@s@p@m/verilog.asm
verilog实现简单risc/work/test_@r@i@s@c_@s@p@m/_primary.dat
verilog实现简单risc/work/test_@r@i@s@c_@s@p@m/_primary.dbs
verilog实现简单risc/work/test_@r@i@s@c_@s@p@m/_primary.vhd
verilog实现简单risc/work/_info
verilog实现简单risc/work/_temp/vlogznq23c
verilog实现简单risc/work/@address_@register
verilog实现简单risc/work/@alu_@r@i@s@c
verilog实现简单risc/work/@clock_@unit
verilog实现简单risc/work/@control_@unit
verilog实现简单risc/work/@d_flop
verilog实现简单risc/work/@instruction_@register
verilog实现简单risc/work/@memory_@unit
verilog实现简单risc/work/@multiplexer_3ch
verilog实现简单risc/work/@multiplexer_5ch
verilog实现简单risc/work/@processing_@unit
verilog实现简单risc/work/@program_@counter
verilog实现简单risc/work/@r@i@s@c_@s@p@m
verilog实现简单risc/work/@register_@unit
verilog实现简单risc/work/test_@r@i@s@c_@s@p@m
verilog实现简单risc/work/_temp
verilog实现简单risc/work
verilog实现简单risc
本网站为编程资源及源代码搜集、介绍的搜索网站，版权归原作者所有！ 粤ICP备11031372号
1999-2046 搜珍网 All Rights Reserved.