文件名称:seqdet
-
所属分类:
- 标签属性:
- 上传时间:2012-11-16
-
文件大小:1010.45kb
-
已下载:0次
-
提 供 者:
-
相关连接:无下载说明:别用迅雷下载,失败请重下,重下不扣分!
介绍说明--下载内容来自于网络,使用问题请自行百度
用verilog鉴定10010序列,用verilog鉴定10010序列-10010 sequence identification using Verilog with Verilog identification sequence 10010
相关搜索: vhdl 100
(系统自动生成,下载前可以参看下载内容)
下载文件列表
seqdet/seqdet.qpf
seqdet/seqdet.qsf
seqdet/db/wed.wsf
seqdet/db/seqdet.db_info
seqdet/db/seqdet.cmp.cdb
seqdet/db/seqdet.fit.qmsg
seqdet/db/seqdet.rtlv_sg_swap.cdb
seqdet/db/seqdet.smp_dump.txt
seqdet/db/seqdet.cbx.xml
seqdet/db/seqdet.hif
seqdet/db/seqdet.(0).cnf.cdb
seqdet/db/seqdet.(0).cnf.hdb
seqdet/db/seqdet.hier_info
seqdet/db/seqdet.map_bb.logdb
seqdet/db/seqdet.cmp.logdb
seqdet/db/prev_cmp_seqdet.map.qmsg
seqdet/db/seqdet.asm.qmsg
seqdet/db/seqdet.map.qmsg
seqdet/db/seqdet.sim.qmsg
seqdet/db/seqdet.psp
seqdet/db/seqdet.dbp
seqdet/db/seqdet.pss
seqdet/db/seqdet.tan.qmsg
seqdet/db/prev_cmp_seqdet.sim.qmsg
seqdet/db/seqdet.sim.hdb
seqdet/db/seqdet.eda.qmsg
seqdet/db/prev_cmp_seqdet.fit.qmsg
seqdet/db/seqdet.syn_hier_info
seqdet/db/prev_cmp_seqdet.asm.qmsg
seqdet/db/prev_cmp_seqdet.tan.qmsg
seqdet/db/seqdet.cmp.ecobp
seqdet/db/seqdet.cmp_bb.logdb
seqdet/db/seqdet.sim.cvwf
seqdet/db/seqdet.map.ecobp
seqdet/db/prev_cmp_seqdet.eda.qmsg
seqdet/db/seqdet.sim.rdb
seqdet/db/seqdet.eco.cdb
seqdet/db/seqdet.sgdiff.hdb
seqdet/db/seqdet.rtlv.hdb
seqdet/db/seqdet.sgdiff.cdb
seqdet/db/seqdet.pre_map.cdb
seqdet/db/seqdet.pre_map.hdb
seqdet/db/seqdet.cmp.bpm
seqdet/db/seqdet.rtlv_sg.cdb
seqdet/db/seqdet.map_bb.cdb
seqdet/db/seqdet.cmp.tdb
seqdet/db/seqdet.sld_design_entry_dsc.sci
seqdet/db/seqdet.map_bb.hdb
seqdet/db/seqdet.map.logdb
seqdet/db/seqdet.map.cdb
seqdet/db/seqdet.eds_overflow
seqdet/db/seqdet.map.hdb
seqdet/db/seqdet.map.bpm
seqdet/db/seqdet.cmp_bb.rcf
seqdet/db/seqdet.sld_design_entry.sci
seqdet/db/seqdet.signalprobe.cdb
seqdet/db/seqdet.cmp_bb.hdb
seqdet/db/seqdet.cmp.hdb
seqdet/db/seqdet.cmp.rdb
seqdet/db/seqdet.cmp_bb.cdb
seqdet/db/seqdet.cmp0.ddb
seqdet/seqdet.v
seqdet/seqdet.map.summary
seqdet/prev_cmp_seqdet.qmsg
seqdet/seqdet.sim.rpt
seqdet/seqdet.pin
seqdet/seqdet.fit.smsg
seqdet/seqdet.fit.summary
seqdet/seqdet.v.bak
seqdet/seqdet.map.rpt
seqdet/seqdet.qws
seqdet/seqdet.sof
seqdet/seqdet.pof
seqdet/seqdet.flow.rpt
seqdet/seqdet.fit.rpt
seqdet/seqdet.tan.summary
seqdet/seqdet.asm.rpt
seqdet/seqdet.tan.rpt
seqdet/seqdet.done
seqdet/simulation/modelsim/seqdet_modelsim.xrf
seqdet/simulation/modelsim/seqdet.vho
seqdet/simulation/modelsim/seqdet_vhd.sdo
seqdet/simulation/modelsim/seqdet_run_msim_rtl_verilog.do
seqdet/simulation/modelsim/verilog_libs/lpm_ver/_info
seqdet/simulation/modelsim/verilog_libs/lpm_ver/@l@p@m_@m@e@m@o@r@y_@i@n@i@t@i@a@l@i@z@a@t@i@o@n/_primary.vhd
seqdet/simulation/modelsim/verilog_libs/lpm_ver/@l@p@m_@m@e@m@o@r@y_@i@n@i@t@i@a@l@i@z@a@t@i@o@n/_primary.dat
seqdet/simulation/modelsim/verilog_libs/lpm_ver/@l@p@m_@h@i@n@t_@e@v@a@l@u@a@t@i@o@n/_primary.vhd
seqdet/simulation/modelsim/verilog_libs/lpm_ver/@l@p@m_@h@i@n@t_@e@v@a@l@u@a@t@i@o@n/_primary.dat
seqdet/simulation/modelsim/verilog_libs/lpm_ver/@l@p@m_@d@e@v@i@c@e_@f@a@m@i@l@i@e@s/_primary.vhd
seqdet/simulation/modelsim/verilog_libs/lpm_ver/@l@p@m_@d@e@v@i@c@e_@f@a@m@i@l@i@e@s/_primary.dat
seqdet/simulation/modelsim/verilog_libs/lpm_ver/lpm_constant/_primary.vhd
seqdet/simulation/modelsim/verilog_libs/lpm_ver/lpm_constant/_primary.dat
seqdet/simulation/modelsim/verilog_libs/lpm_ver/lpm_inv/_primary.vhd
seqdet/simulation/modelsim/verilog_libs/lpm_ver/lpm_inv/_primary.dat
seqdet/simulation/modelsim/verilog_libs/lpm_ver/lpm_and/_primary.vhd
seqdet/simulation/modelsim/verilog_libs/lpm_ver/lpm_and/_primary.dat
seqdet/simulation/modelsim/verilog_libs/lpm_ver/lpm_or/_primary.vhd
seqdet/simulation/modelsim/verilog_libs/lpm_ver/lpm_or/_primary.dat
seqdet/simulation/modelsim/verilog_libs/lpm_ver/lpm_xor/_primary.vhd
seqdet/simulation/modelsim/verilog_libs/lpm_ver/lpm_xor/_primary.dat
seqdet/simulation/modelsim/verilog_libs/lpm_ver/lpm_bustri/_primary.vhd
seqdet/simulation/modelsim/verilog_libs/lpm_ver/lpm_bustri/_primary.dat
seqdet/simulation/modelsim/verilog_libs/lpm_ver/lpm_mux/_primary.vhd
seqdet/simulation/modelsim/verilog_libs/lpm_ver/lpm_mux/_primary.dat
seqdet/simulation/modelsim/verilog_libs/lpm_ver/lpm_decode/_primary.vhd
seqdet/simulation/modelsim/verilog_libs/lpm_ver/lpm_decode/_primary.dat
seqdet/simulation/modelsim/verilog_libs/lpm_ver/lpm_clshift/_primary.vhd
seqdet/simulation/modelsim/verilog_libs/lpm_ver/lpm_clshift/_primary.dat
seqdet/simulation/modelsim/verilog_libs/lpm_ver/lpm_add_sub/_primary.vhd
seqdet/simulation/modelsim/verilog_libs/lpm_ver/lpm_add_sub/_primary.dat
seqdet/simulation/modelsim/verilog_libs/lpm_ver/lpm_compare/_primary.vhd
seqdet/simulation/modelsim/verilog_libs/lpm_ver/lpm_compare/_primary.dat
seqdet/simulation/modelsim/verilog_libs/lpm_ver/lpm_mult/_primary.vhd
seqdet/simulation/modelsim/verilog_libs/lpm_ver/lpm_mult/_primary.dat
seqdet/simulation/modelsim/verilog_libs/lpm_ver/lpm_divide/_primary.vhd
seqdet/simulation/modelsim/verilog_libs/lpm_ver/lpm_divide/_primary.dat
seqdet/simulation/modelsim/verilog_libs/lpm_ver/lpm_abs/_primary.vhd
seqdet/simulation/modelsim/verilog_libs/lpm_ver/lpm_abs/_primary.dat
seqdet/simulation/modelsim/verilog_libs/lpm_ver/lpm_counter/_primary.vhd
seqdet/simulation/modelsim/verilog_libs/lpm_ver/lpm_counter/_primary.dat
seqdet/simulation/modelsim/verilog_libs/lpm_ver/lpm_latch/_primary.vh
seqdet/seqdet.qsf
seqdet/db/wed.wsf
seqdet/db/seqdet.db_info
seqdet/db/seqdet.cmp.cdb
seqdet/db/seqdet.fit.qmsg
seqdet/db/seqdet.rtlv_sg_swap.cdb
seqdet/db/seqdet.smp_dump.txt
seqdet/db/seqdet.cbx.xml
seqdet/db/seqdet.hif
seqdet/db/seqdet.(0).cnf.cdb
seqdet/db/seqdet.(0).cnf.hdb
seqdet/db/seqdet.hier_info
seqdet/db/seqdet.map_bb.logdb
seqdet/db/seqdet.cmp.logdb
seqdet/db/prev_cmp_seqdet.map.qmsg
seqdet/db/seqdet.asm.qmsg
seqdet/db/seqdet.map.qmsg
seqdet/db/seqdet.sim.qmsg
seqdet/db/seqdet.psp
seqdet/db/seqdet.dbp
seqdet/db/seqdet.pss
seqdet/db/seqdet.tan.qmsg
seqdet/db/prev_cmp_seqdet.sim.qmsg
seqdet/db/seqdet.sim.hdb
seqdet/db/seqdet.eda.qmsg
seqdet/db/prev_cmp_seqdet.fit.qmsg
seqdet/db/seqdet.syn_hier_info
seqdet/db/prev_cmp_seqdet.asm.qmsg
seqdet/db/prev_cmp_seqdet.tan.qmsg
seqdet/db/seqdet.cmp.ecobp
seqdet/db/seqdet.cmp_bb.logdb
seqdet/db/seqdet.sim.cvwf
seqdet/db/seqdet.map.ecobp
seqdet/db/prev_cmp_seqdet.eda.qmsg
seqdet/db/seqdet.sim.rdb
seqdet/db/seqdet.eco.cdb
seqdet/db/seqdet.sgdiff.hdb
seqdet/db/seqdet.rtlv.hdb
seqdet/db/seqdet.sgdiff.cdb
seqdet/db/seqdet.pre_map.cdb
seqdet/db/seqdet.pre_map.hdb
seqdet/db/seqdet.cmp.bpm
seqdet/db/seqdet.rtlv_sg.cdb
seqdet/db/seqdet.map_bb.cdb
seqdet/db/seqdet.cmp.tdb
seqdet/db/seqdet.sld_design_entry_dsc.sci
seqdet/db/seqdet.map_bb.hdb
seqdet/db/seqdet.map.logdb
seqdet/db/seqdet.map.cdb
seqdet/db/seqdet.eds_overflow
seqdet/db/seqdet.map.hdb
seqdet/db/seqdet.map.bpm
seqdet/db/seqdet.cmp_bb.rcf
seqdet/db/seqdet.sld_design_entry.sci
seqdet/db/seqdet.signalprobe.cdb
seqdet/db/seqdet.cmp_bb.hdb
seqdet/db/seqdet.cmp.hdb
seqdet/db/seqdet.cmp.rdb
seqdet/db/seqdet.cmp_bb.cdb
seqdet/db/seqdet.cmp0.ddb
seqdet/seqdet.v
seqdet/seqdet.map.summary
seqdet/prev_cmp_seqdet.qmsg
seqdet/seqdet.sim.rpt
seqdet/seqdet.pin
seqdet/seqdet.fit.smsg
seqdet/seqdet.fit.summary
seqdet/seqdet.v.bak
seqdet/seqdet.map.rpt
seqdet/seqdet.qws
seqdet/seqdet.sof
seqdet/seqdet.pof
seqdet/seqdet.flow.rpt
seqdet/seqdet.fit.rpt
seqdet/seqdet.tan.summary
seqdet/seqdet.asm.rpt
seqdet/seqdet.tan.rpt
seqdet/seqdet.done
seqdet/simulation/modelsim/seqdet_modelsim.xrf
seqdet/simulation/modelsim/seqdet.vho
seqdet/simulation/modelsim/seqdet_vhd.sdo
seqdet/simulation/modelsim/seqdet_run_msim_rtl_verilog.do
seqdet/simulation/modelsim/verilog_libs/lpm_ver/_info
seqdet/simulation/modelsim/verilog_libs/lpm_ver/@l@p@m_@m@e@m@o@r@y_@i@n@i@t@i@a@l@i@z@a@t@i@o@n/_primary.vhd
seqdet/simulation/modelsim/verilog_libs/lpm_ver/@l@p@m_@m@e@m@o@r@y_@i@n@i@t@i@a@l@i@z@a@t@i@o@n/_primary.dat
seqdet/simulation/modelsim/verilog_libs/lpm_ver/@l@p@m_@h@i@n@t_@e@v@a@l@u@a@t@i@o@n/_primary.vhd
seqdet/simulation/modelsim/verilog_libs/lpm_ver/@l@p@m_@h@i@n@t_@e@v@a@l@u@a@t@i@o@n/_primary.dat
seqdet/simulation/modelsim/verilog_libs/lpm_ver/@l@p@m_@d@e@v@i@c@e_@f@a@m@i@l@i@e@s/_primary.vhd
seqdet/simulation/modelsim/verilog_libs/lpm_ver/@l@p@m_@d@e@v@i@c@e_@f@a@m@i@l@i@e@s/_primary.dat
seqdet/simulation/modelsim/verilog_libs/lpm_ver/lpm_constant/_primary.vhd
seqdet/simulation/modelsim/verilog_libs/lpm_ver/lpm_constant/_primary.dat
seqdet/simulation/modelsim/verilog_libs/lpm_ver/lpm_inv/_primary.vhd
seqdet/simulation/modelsim/verilog_libs/lpm_ver/lpm_inv/_primary.dat
seqdet/simulation/modelsim/verilog_libs/lpm_ver/lpm_and/_primary.vhd
seqdet/simulation/modelsim/verilog_libs/lpm_ver/lpm_and/_primary.dat
seqdet/simulation/modelsim/verilog_libs/lpm_ver/lpm_or/_primary.vhd
seqdet/simulation/modelsim/verilog_libs/lpm_ver/lpm_or/_primary.dat
seqdet/simulation/modelsim/verilog_libs/lpm_ver/lpm_xor/_primary.vhd
seqdet/simulation/modelsim/verilog_libs/lpm_ver/lpm_xor/_primary.dat
seqdet/simulation/modelsim/verilog_libs/lpm_ver/lpm_bustri/_primary.vhd
seqdet/simulation/modelsim/verilog_libs/lpm_ver/lpm_bustri/_primary.dat
seqdet/simulation/modelsim/verilog_libs/lpm_ver/lpm_mux/_primary.vhd
seqdet/simulation/modelsim/verilog_libs/lpm_ver/lpm_mux/_primary.dat
seqdet/simulation/modelsim/verilog_libs/lpm_ver/lpm_decode/_primary.vhd
seqdet/simulation/modelsim/verilog_libs/lpm_ver/lpm_decode/_primary.dat
seqdet/simulation/modelsim/verilog_libs/lpm_ver/lpm_clshift/_primary.vhd
seqdet/simulation/modelsim/verilog_libs/lpm_ver/lpm_clshift/_primary.dat
seqdet/simulation/modelsim/verilog_libs/lpm_ver/lpm_add_sub/_primary.vhd
seqdet/simulation/modelsim/verilog_libs/lpm_ver/lpm_add_sub/_primary.dat
seqdet/simulation/modelsim/verilog_libs/lpm_ver/lpm_compare/_primary.vhd
seqdet/simulation/modelsim/verilog_libs/lpm_ver/lpm_compare/_primary.dat
seqdet/simulation/modelsim/verilog_libs/lpm_ver/lpm_mult/_primary.vhd
seqdet/simulation/modelsim/verilog_libs/lpm_ver/lpm_mult/_primary.dat
seqdet/simulation/modelsim/verilog_libs/lpm_ver/lpm_divide/_primary.vhd
seqdet/simulation/modelsim/verilog_libs/lpm_ver/lpm_divide/_primary.dat
seqdet/simulation/modelsim/verilog_libs/lpm_ver/lpm_abs/_primary.vhd
seqdet/simulation/modelsim/verilog_libs/lpm_ver/lpm_abs/_primary.dat
seqdet/simulation/modelsim/verilog_libs/lpm_ver/lpm_counter/_primary.vhd
seqdet/simulation/modelsim/verilog_libs/lpm_ver/lpm_counter/_primary.dat
seqdet/simulation/modelsim/verilog_libs/lpm_ver/lpm_latch/_primary.vh
本网站为编程资源及源代码搜集、介绍的搜索网站,版权归原作者所有! 粤ICP备11031372号
1999-2046 搜珍网 All Rights Reserved.