CDN加速镜像 | 设为首页 | 加入收藏夹
登陆 | 会员注册
当前位置： 首页 资源下载 源码下载 嵌入式/单片机编程 VHDL编程
收藏

文件名称:dbg_interface

  • 所属分类：
    VHDL-FPGA-Verilog
  • 标签属性：
    [PDF]
  • 上传时间：
    2012-11-16
  • 文件大小：
    677.35kb
  • 已下载：
    0次
  • 提 供 者：
    Qian*****
  • 相关连接：
    无
  • 下载说明：
    别用迅雷下载，失败请重下，重下不扣分！
电信下载 联通下载
别用迅雷、360浏览器下载。
如迅雷强制弹出，可右键点击选“另存为”。
失败请重下，重下不扣分。
修正介绍说明

介绍说明－－下载内容来自于网络，使用问题请自行百度

USB v1.1 RTL and design specification
(系统自动生成,下载前可以参看下载内容)

下载文件列表

bench/CVS/Entries.Extra.Old
bench/CVS/Entries.Extra
bench/CVS/Entries
bench/CVS/Entries.Old
bench/CVS/Entries.Log
bench/CVS/Template
bench/CVS/Repository
bench/CVS/Root
bench/verilog/wb_slave_behavioral.v
bench/verilog/CVS/Entries.Extra.Old
bench/verilog/CVS/Entries.Extra
bench/verilog/CVS/Entries
bench/verilog/CVS/Entries.Old
bench/verilog/CVS/Template
bench/verilog/CVS/Repository
bench/verilog/CVS/Root
bench/verilog/cpu_behavioral.v
bench/verilog/wb_model_defines.v
bench/verilog/timescale.v
bench/verilog/dbg_tb.v
CVS/Entries.Extra.Old
CVS/Entries.Extra
CVS/Entries
CVS/Entries.Old
CVS/Entries.Log
CVS/Template
CVS/Repository
CVS/Root
doc/CVS/Entries.Extra.Old
doc/CVS/Entries.Extra
doc/CVS/Entries
doc/CVS/Entries.Old
doc/CVS/Entries.Log
doc/CVS/Template
doc/CVS/Repository
doc/CVS/Root
doc/Debug Support Datasheet (prl.).pdf
doc/DbgSupp.pdf
doc/DbgSupp_PB.pdf
doc/src/CVS/Entries.Extra.Old
doc/src/CVS/Entries.Extra
doc/src/CVS/Entries
doc/src/CVS/Entries.Old
doc/src/CVS/Template
doc/src/CVS/Repository
doc/src/CVS/Root
doc/src/Debug Support Datasheet (prl.).doc
doc/src/DbgSupp_PB.doc
doc/src/DbgSupp.doc
rtl/CVS/Entries.Extra.Old
rtl/CVS/Entries.Extra
rtl/CVS/Entries
rtl/CVS/Entries.Old
rtl/CVS/Entries.Log
rtl/CVS/Template
rtl/CVS/Repository
rtl/CVS/Root
rtl/README.txt
rtl/verilog/CVS/Entries.Extra.Old
rtl/verilog/CVS/Entries.Extra
rtl/verilog/CVS/Entries
rtl/verilog/CVS/Entries.Old
rtl/verilog/CVS/Template
rtl/verilog/CVS/Repository
rtl/verilog/CVS/Root
rtl/verilog/dbg_defines.v
rtl/verilog/dbg_crc32_d1.v
rtl/verilog/dbg_top.v
rtl/verilog/dbg_cpu.v
rtl/verilog/dbg_cpu_defines.v
rtl/verilog/dbg_register.v
rtl/verilog/dbg_wb_defines.v
rtl/verilog/dbg_wb.v
rtl/verilog/dbg_cpu_registers.v
sim/CVS/Entries.Extra.Old
sim/CVS/Entries.Extra
sim/CVS/Entries
sim/CVS/Entries.Old
sim/CVS/Entries.Log
sim/CVS/Template
sim/CVS/Repository
sim/CVS/Root
sim/rtl_sim/CVS/Entries.Extra.Old
sim/rtl_sim/CVS/Entries.Extra
sim/rtl_sim/CVS/Entries
sim/rtl_sim/CVS/Entries.Old
sim/rtl_sim/CVS/Entries.Log
sim/rtl_sim/CVS/Template
sim/rtl_sim/CVS/Repository
sim/rtl_sim/CVS/Root
sim/rtl_sim/log/CVS/Entries.Extra.Old
sim/rtl_sim/log/CVS/Entries.Extra
sim/rtl_sim/log/CVS/Entries
sim/rtl_sim/log/CVS/Entries.Old
sim/rtl_sim/log/CVS/Template
sim/rtl_sim/log/CVS/Repository
sim/rtl_sim/log/CVS/Root
sim/rtl_sim/log/dir_keeper
sim/rtl_sim/bin/CVS/Entries.Extra.Old
sim/rtl_sim/bin/CVS/Entries.Extra
sim/rtl_sim/bin/CVS/Entries
sim/rtl_sim/bin/CVS/Entries.Old
sim/rtl_sim/bin/CVS/Entries.Log
sim/rtl_sim/bin/CVS/Template
sim/rtl_sim/bin/CVS/Repository
sim/rtl_sim/bin/CVS/Root
sim/rtl_sim/bin/cds.lib
sim/rtl_sim/bin/INCA_libs/CVS/Entries.Extra.Old
sim/rtl_sim/bin/INCA_libs/CVS/Entries.Extra
sim/rtl_sim/bin/INCA_libs/CVS/Entries
sim/rtl_sim/bin/INCA_libs/CVS/Entries.Old
sim/rtl_sim/bin/INCA_libs/CVS/Entries.Log
sim/rtl_sim/bin/INCA_libs/CVS/Template
sim/rtl_sim/bin/INCA_libs/CVS/Repository
sim/rtl_sim/bin/INCA_libs/CVS/Root
sim/rtl_sim/bin/INCA_libs/worklib/CVS/Entries.Extra.Old
sim/rtl_sim/bin/INCA_libs/worklib/CVS/Entries.Extra
sim/rtl_sim/bin/INCA_libs/worklib/CVS/Entries
sim/rtl_sim/bin/INCA_libs/worklib/CVS/Entries.Old
sim/rtl_sim/bin/INCA_libs/worklib/CVS/Template
sim/rtl_sim/bin/INCA_libs/worklib/CVS/Repository
sim/rtl_sim/bin/INCA_libs/worklib/CVS/Root
sim/rtl_sim/bin/INCA_libs/worklib/dir_keeper
sim/rtl_sim/bin/hdl.var
sim/rtl_sim/out/CVS/Entries.Extra.Old
sim/rtl_sim/out/CVS/Entries.Extra
sim/rtl_sim/out/CVS/Entries
sim/rtl_sim/out/CVS/Entries.Old
sim/rtl_sim/out/CVS/Template
sim/rtl_sim/out/CVS/Repository
sim/rtl_sim/out/CVS/Root
sim/rtl_sim/out/dir_keeper
sim/rtl_sim/run/CVS/Entries.Extra.Old
sim/rtl_sim/run/CVS/Entries.Extra
sim/rtl_sim/run/CVS/Entries
sim/rtl_sim/run/CVS/Entries.Old
sim/rtl_sim/run/CVS/Template
sim/rtl_sim/run/CVS/Repository
sim/rtl_sim/run/CVS/Root
sim/rtl_sim/run/wave.do
sim/rtl_sim/run/clean
sim/rtl_sim/run/run_sim
sim/rtl_sim/bin/INCA_libs/worklib/CVS
sim/rtl_sim/bin/INCA_libs/CVS
sim/rtl_sim/bin/INCA_libs/worklib
sim/rtl_sim/log/CVS
sim/rtl_sim/bin/CVS
sim/rtl_sim/bin/INCA_libs
sim/rtl_sim/out/CVS
sim/rtl_sim/run/CVS
bench/verilog/CVS
doc/src/CVS
rtl/verilog/CVS
sim/rtl_sim/CVS
sim/rtl_sim/log
sim/rtl_sim/bin
sim/rtl_sim/out
sim/rtl_sim/run
bench/CVS
bench/verilog
doc/CVS
doc/src
rtl/CVS
rtl/verilog
sim/CVS
sim/rtl_sim
bench
CVS
doc
rtl
sim

相关说明

  • 本站资源为会员上传分享交流与学习,如有侵犯您的权益,请联系我们删除.
  • 搜珍网是交换下载平台，只提供交流渠道，下载内容来自于网络，除下载问题外，其它问题请自行百度。更多...
  • 本站已设置防盗链，请勿用迅雷、QQ旋风等下载软件下载资源，下载后用WinRAR最新版进行解压.
  • 如果您发现内容无法下载，请稍后再次尝试；或换浏览器；或者到消费记录里找到下载记录反馈给我们.
  • 下载后发现下载的内容跟说明不相乎，请到消费记录里找到下载记录反馈给我们，经确认后退回积分.
  • 如下载前有疑问，可以通过点击"提供者"的名字，查看对方的联系方式，联系对方咨询.
查看所有评论

相关评论

暂无评论内容．

发表评论

*快速评论： 推荐 一般 有密码 和说明不符 不是源码或资料 文件不全 不能解压 纯粹是垃圾
*内　　容：
*验 证 码：
搜珍网 www.dssz.com

浏览历史记录

关闭