文件名称:verilog_intr
-
所属分类:
- 标签属性:
- 上传时间:2012-11-16
-
文件大小:187.59kb
-
已下载:0次
-
提 供 者:
-
相关连接:无下载说明:别用迅雷下载,失败请重下,重下不扣分!
介绍说明--下载内容来自于网络,使用问题请自行百度
Verilog Overview
n Basic Structure of a Verilog Model
n Components of a Verilog Module
– Ports
– Data Types
– Assigning Values and Numbers
– Operators
– Behavioral Modeling
• Continuous Assignments
• Procedural Blocks
– Structural Modeling
n Summary: Verilog Environment-Verilog Overviewn Basic Structure of a Verilog Modeln Components of a Verilog Module-Ports-Data Types-Assigning Values and Numbers-Operators-Behavioral Modeling
n Basic Structure of a Verilog Model
n Components of a Verilog Module
– Ports
– Data Types
– Assigning Values and Numbers
– Operators
– Behavioral Modeling
• Continuous Assignments
• Procedural Blocks
– Structural Modeling
n Summary: Verilog Environment-Verilog Overviewn Basic Structure of a Verilog Modeln Components of a Verilog Module-Ports-Data Types-Assigning Values and Numbers-Operators-Behavioral Modeling
(系统自动生成,下载前可以参看下载内容)
下载文件列表
verilog_intr.PDF
本网站为编程资源及源代码搜集、介绍的搜索网站,版权归原作者所有! 粤ICP备11031372号
1999-2046 搜珍网 All Rights Reserved.