文件名称:verilog_slides
-
所属分类：
- 标签属性：
- 上传时间：2012-11-16
-
文件大小：13.82kb
-
已下载：0次
-
提 供 者：
-
相关连接：无下载说明：别用迅雷下载，失败请重下，重下不扣分！
介绍说明－－下载内容来自于网络，使用问题请自行百度
What is Verilog?
➥ Verilog HDL is a Hardware Descr iption Language (HDL)
➥ Verilog HDL allows describe designs at a high level of
abstraction as well as the lower implementation levels
➥ Primary use of HDLs is the simulation of designs
➥ Verilog is a discrete event time simulator
What is VeriWell?
➥ VeriWell is a comprehensive implementation of Verilog HDL-What is Verilog?
➥ Verilog HDL is a Hardware Descr iption Language (HDL)
➥ Verilog HDL allows describe designs at a high level of
abstraction as well as the lower implementation levels
➥ Primary use of HDLs is the simulation of designs
➥ Verilog is a discrete event time simulator
What is VeriWell?
➥ VeriWell is a comprehensive implementation of Verilog HDL-What is Verilog?
(系统自动生成,下载前可以参看下载内容)
下载文件列表
verilog_slides.pdf
本网站为编程资源及源代码搜集、介绍的搜索网站，版权归原作者所有！ 粤ICP备11031372号
1999-2046 搜珍网 All Rights Reserved.