文件名称:UART_DESIGN
-
所属分类：
- 标签属性：
- 上传时间：2012-11-16
-
文件大小：138.28kb
-
已下载：0次
-
提 供 者：
-
相关连接：无下载说明：别用迅雷下载，失败请重下，重下不扣分！
介绍说明－－下载内容来自于网络，使用问题请自行百度
The use of hardware descr iption languages (HDLs) is becoming
increasingly common for designing and verifying FPGA designs.
Behavior level descr iption not only increases design productivity, but also
provides unique advantages for design verification. The most dominant
HDLs today are Verilog and VHDL. This application note illustrates the
use of Verilog in the design and verification of a digital UART (Universal
Asynchronous Receiver & Transmitter).
increasingly common for designing and verifying FPGA designs.
Behavior level descr iption not only increases design productivity, but also
provides unique advantages for design verification. The most dominant
HDLs today are Verilog and VHDL. This application note illustrates the
use of Verilog in the design and verification of a digital UART (Universal
Asynchronous Receiver & Transmitter).
相关搜索： fpga uart
Verilog receiver
uart verilog fpga
verification verilog
verilog uart
vhdl uart fpga
verilog behavior
UART verilog
(系统自动生成,下载前可以参看下载内容)
下载文件列表
UART_DESIGN.pdf
本网站为编程资源及源代码搜集、介绍的搜索网站，版权归原作者所有！ 粤ICP备11031372号
1999-2046 搜珍网 All Rights Reserved.