文件名称:VLSI_Architectures_for_ECC
介绍说明－－下载内容来自于网络，使用问题请自行百度
This thesis devoted to several efficient VLSI architecture design issues in errorcorrecting
coding, including finite field arithmetic, (Generalized) Low-Density Parity-
Check (LDPC) codes, and Reed-Solomon codes.-This thesis is devoted to several efficient VLSI architecture design issues in errorcorrecting
coding, including finite field arithmetic, (Generalized) Low-Density Parity-
Check (LDPC) codes, and Reed-Solomon codes.
coding, including finite field arithmetic, (Generalized) Low-Density Parity-
Check (LDPC) codes, and Reed-Solomon codes.-This thesis is devoted to several efficient VLSI architecture design issues in errorcorrecting
coding, including finite field arithmetic, (Generalized) Low-Density Parity-
Check (LDPC) codes, and Reed-Solomon codes.
相关搜索： ldpc
LDPC vhdl
vlsi
reed solomon
vhdl codes
parity check vhdl
Solomon
LDPC verilog thesis
arithmetic coding vhdl
VLSI_Architectures_for_ECC
(系统自动生成,下载前可以参看下载内容)
下载文件列表
Efficient VLSI Architectures for Error-Correction Coding.pdf
本网站为编程资源及源代码搜集、介绍的搜索网站，版权归原作者所有！ 粤ICP备11031372号
1999-2046 搜珍网 All Rights Reserved.