文章介绍了系统的硬件电路原理与具体实现方法，其中主要包括载波恢

复电路，PN 码捕获电路和跟踪电路，并针对Xilinx 公司FPGA 的特点，对各电

路的实现进行优化设计，在不影响系统稳定性和精度的前提下，减少硬件资源

消耗，提高硬件利用率。设计利用Verilog 硬件描述语言完成，通过后仿真验证

电路正确性，并给出综合结果。-This paper introduces the system' s hardware circuit principle and the specific implementation methods, which mainly include the carrier recovery circuit, PN code acquisition circuit and track circuits, and FPGA for Xilinx company characteristics, the implementation of the circuit to optimize the design, without affecting the system stability and precision under the premise of reduced hardware resource consumption, improve hardware utilization. Designed using Verilog Hardware Descr iption Language finish, after the passage of the correctness of circuit simulation, and give General results.