文件名称:LVDS_DDR_List_FPGA2
-
所属分类:
- 标签属性:
- 上传时间:2012-11-16
-
文件大小:789.66kb
-
已下载:1次
-
提 供 者:
-
相关连接:无下载说明:别用迅雷下载,失败请重下,重下不扣分!
介绍说明--下载内容来自于网络,使用问题请自行百度
FPGA芯片与ADI公司的AD9779之间的通信,总共有四个通道,68对LVDS,采样时钟是122.88MHz-FPGA chips ADI' s AD9779 and communication between, a total of four channels, 68 pairs of LVDS, the sampling clock is 122.88MHz
(系统自动生成,下载前可以参看下载内容)
下载文件列表
LVDS_DDR_List_FPGA2/coregen.cgp
LVDS_DDR_List_FPGA2/CS.cdc
LVDS_DDR_List_FPGA2/DDR_TX.v
LVDS_DDR_List_FPGA2/ddr_tx_test.bgn
LVDS_DDR_List_FPGA2/ddr_tx_test.bit
LVDS_DDR_List_FPGA2/DDR_TX_TEST.bld
LVDS_DDR_List_FPGA2/DDR_TX_TEST.cmd_log
LVDS_DDR_List_FPGA2/ddr_tx_test.drc
LVDS_DDR_List_FPGA2/DDR_TX_TEST.ise
LVDS_DDR_List_FPGA2/DDR_TX_TEST.lso
LVDS_DDR_List_FPGA2/DDR_TX_TEST.ncd
LVDS_DDR_List_FPGA2/DDR_TX_TEST.ngc
LVDS_DDR_List_FPGA2/DDR_TX_TEST.ngd
LVDS_DDR_List_FPGA2/DDR_TX_TEST.ngr
LVDS_DDR_List_FPGA2/DDR_TX_TEST.ntrc_log
LVDS_DDR_List_FPGA2/DDR_TX_TEST.pad
LVDS_DDR_List_FPGA2/DDR_TX_TEST.par
LVDS_DDR_List_FPGA2/DDR_TX_TEST.pcf
LVDS_DDR_List_FPGA2/DDR_TX_TEST.prj
LVDS_DDR_List_FPGA2/DDR_TX_TEST.ptwx
LVDS_DDR_List_FPGA2/DDR_TX_TEST.restore
LVDS_DDR_List_FPGA2/DDR_TX_TEST.stx
LVDS_DDR_List_FPGA2/DDR_TX_TEST.syr
LVDS_DDR_List_FPGA2/DDR_TX_TEST.twr
LVDS_DDR_List_FPGA2/DDR_TX_TEST.twx
LVDS_DDR_List_FPGA2/DDR_TX_TEST.unroutes
LVDS_DDR_List_FPGA2/DDR_TX_TEST.ut
LVDS_DDR_List_FPGA2/DDR_TX_TEST.v
LVDS_DDR_List_FPGA2/DDR_TX_TEST.xpi
LVDS_DDR_List_FPGA2/DDR_TX_TEST.xst
LVDS_DDR_List_FPGA2/DDR_TX_TEST_guide.ncd
LVDS_DDR_List_FPGA2/DDR_TX_TEST_map.map
LVDS_DDR_List_FPGA2/DDR_TX_TEST_map.mrp
LVDS_DDR_List_FPGA2/DDR_TX_TEST_map.ncd
LVDS_DDR_List_FPGA2/DDR_TX_TEST_map.ngm
LVDS_DDR_List_FPGA2/DDR_TX_TEST_map.xrpt
LVDS_DDR_List_FPGA2/DDR_TX_TEST_ngdbuild.xrpt
LVDS_DDR_List_FPGA2/DDR_TX_TEST_pad.csv
LVDS_DDR_List_FPGA2/DDR_TX_TEST_pad.txt
LVDS_DDR_List_FPGA2/DDR_TX_TEST_par.xrpt
LVDS_DDR_List_FPGA2/DDR_TX_TEST_prev_built.ngd
LVDS_DDR_List_FPGA2/DDR_TX_TEST_summary.html
LVDS_DDR_List_FPGA2/DDR_TX_TEST_summary.xml
LVDS_DDR_List_FPGA2/DDR_TX_TEST_usage.xml
LVDS_DDR_List_FPGA2/DDR_TX_TEST_xdb/cst.xbcd
LVDS_DDR_List_FPGA2/DDR_TX_TEST_xdb/tmp/ise/version
LVDS_DDR_List_FPGA2/DDR_TX_TEST_xdb/tmp/ise/__OBJSTORE__/HierarchicalDesign/HDProject/HDProject
LVDS_DDR_List_FPGA2/DDR_TX_TEST_xdb/tmp/ise/__OBJSTORE__/HierarchicalDesign/HDProject/HDProject_StrTbl
LVDS_DDR_List_FPGA2/DDR_TX_TEST_xdb/tmp/ise/__OBJSTORE__/HierarchicalDesign/__stored_object_table__
LVDS_DDR_List_FPGA2/DDR_TX_TEST_xdb/tmp/ise/__OBJSTORE__/PnAutoRun/Scripts/RunOnce_tcl
LVDS_DDR_List_FPGA2/DDR_TX_TEST_xdb/tmp/ise/__OBJSTORE__/PnAutoRun/Scripts/RunOnce_tcl_StrTbl
LVDS_DDR_List_FPGA2/DDR_TX_TEST_xdb/tmp/ise/__OBJSTORE__/ProjectNavigator/dpm_project_main/dpm_project_main
LVDS_DDR_List_FPGA2/DDR_TX_TEST_xdb/tmp/ise/__OBJSTORE__/ProjectNavigator/dpm_project_main/dpm_project_main_StrTbl
LVDS_DDR_List_FPGA2/DDR_TX_TEST_xdb/tmp/ise/__OBJSTORE__/ProjectNavigator/dpm_project_main/NameMap
LVDS_DDR_List_FPGA2/DDR_TX_TEST_xdb/tmp/ise/__OBJSTORE__/ProjectNavigator/dpm_project_main/NameMap_StrTbl
LVDS_DDR_List_FPGA2/DDR_TX_TEST_xdb/tmp/ise/__OBJSTORE__/ProjectNavigator/__stored_objects__
LVDS_DDR_List_FPGA2/DDR_TX_TEST_xdb/tmp/ise/__OBJSTORE__/ProjectNavigator/__stored_objects___StrTbl
LVDS_DDR_List_FPGA2/DDR_TX_TEST_xdb/tmp/ise/__OBJSTORE__/ProjectNavigator/__stored_object_table__
LVDS_DDR_List_FPGA2/DDR_TX_TEST_xdb/tmp/ise/__OBJSTORE__/ProjectNavigatorGui/GuiProjectData
LVDS_DDR_List_FPGA2/DDR_TX_TEST_xdb/tmp/ise/__OBJSTORE__/ProjectNavigatorGui/GuiProjectData_StrTbl
LVDS_DDR_List_FPGA2/DDR_TX_TEST_xdb/tmp/ise/__OBJSTORE__/xreport/Gc_RvReportViewer-Current-Module
LVDS_DDR_List_FPGA2/DDR_TX_TEST_xdb/tmp/ise/__OBJSTORE__/xreport/Gc_RvReportViewer-Current-Module_StrTbl
LVDS_DDR_List_FPGA2/DDR_TX_TEST_xdb/tmp/ise/__OBJSTORE__/xreport/Gc_RvReportViewer-Module-Data-DDR_TX_TEST
LVDS_DDR_List_FPGA2/DDR_TX_TEST_xdb/tmp/ise/__OBJSTORE__/xreport/Gc_RvReportViewer-Module-Data-DDR_TX_TEST_StrTbl
LVDS_DDR_List_FPGA2/DDR_TX_TEST_xdb/tmp/ise/__OBJSTORE__/xreport/Gc_RvReportViewer-Module-DataFactory-Default
LVDS_DDR_List_FPGA2/DDR_TX_TEST_xdb/tmp/ise/__OBJSTORE__/xreport/Gc_RvReportViewer-Module-DataFactory-Default_StrTbl
LVDS_DDR_List_FPGA2/DDR_TX_TEST_xdb/tmp/ise/__REGISTRY__/Autonym/regkeys
LVDS_DDR_List_FPGA2/DDR_TX_TEST_xdb/tmp/ise/__REGISTRY__/bitgen/regkeys
LVDS_DDR_List_FPGA2/DDR_TX_TEST_xdb/tmp/ise/__REGISTRY__/common/regkeys
LVDS_DDR_List_FPGA2/DDR_TX_TEST_xdb/tmp/ise/__REGISTRY__/cpldfit/regkeys
LVDS_DDR_List_FPGA2/DDR_TX_TEST_xdb/tmp/ise/__REGISTRY__/Cs/regkeys
LVDS_DDR_List_FPGA2/DDR_TX_TEST_xdb/tmp/ise/__REGISTRY__/dumpngdio/regkeys
LVDS_DDR_List_FPGA2/DDR_TX_TEST_xdb/tmp/ise/__REGISTRY__/fuse/regkeys
LVDS_DDR_List_FPGA2/DDR_TX_TEST_xdb/tmp/ise/__REGISTRY__/HierarchicalDesign/HDProject/regkeys
LVDS_DDR_List_FPGA2/DDR_TX_TEST_xdb/tmp/ise/__REGISTRY__/HierarchicalDesign/regkeys
LVDS_DDR_List_FPGA2/DDR_TX_TEST_xdb/tmp/ise/__REGISTRY__/hprep6/regkeys
LVDS_DDR_List_FPGA2/DDR_TX_TEST_xdb/tmp/ise/__REGISTRY__/idem/regkeys
LVDS_DDR_List_FPGA2/DDR_TX_TEST_xdb/tmp/ise/__REGISTRY__/map/regkeys
LVDS_DDR_List_FPGA2/DDR_TX_TEST_xdb/tmp/ise/__REGISTRY__/netgen/regkeys
LVDS_DDR_List_FPGA2/DDR_TX_TEST_xdb/tmp/ise/__REGISTRY__/ngc2edif/regkeys
LVDS_DDR_List_FPGA2/DDR_TX_TEST_xdb/tmp/ise/__REGISTRY__/ngcbuild/regkeys
LVDS_DDR_List_FPGA2/DDR_TX_TEST_xdb/tmp/ise/__REGISTRY__/ngdbuild/regkeys
LVDS_DDR_List_FPGA2/DDR_TX_TEST_xdb/tmp/ise/__REGISTRY__/par/regkeys
LVDS_DDR_List_FPGA2/DDR_TX_TEST_xdb/tmp/ise/__REGISTRY__/Projec
LVDS_DDR_List_FPGA2/CS.cdc
LVDS_DDR_List_FPGA2/DDR_TX.v
LVDS_DDR_List_FPGA2/ddr_tx_test.bgn
LVDS_DDR_List_FPGA2/ddr_tx_test.bit
LVDS_DDR_List_FPGA2/DDR_TX_TEST.bld
LVDS_DDR_List_FPGA2/DDR_TX_TEST.cmd_log
LVDS_DDR_List_FPGA2/ddr_tx_test.drc
LVDS_DDR_List_FPGA2/DDR_TX_TEST.ise
LVDS_DDR_List_FPGA2/DDR_TX_TEST.lso
LVDS_DDR_List_FPGA2/DDR_TX_TEST.ncd
LVDS_DDR_List_FPGA2/DDR_TX_TEST.ngc
LVDS_DDR_List_FPGA2/DDR_TX_TEST.ngd
LVDS_DDR_List_FPGA2/DDR_TX_TEST.ngr
LVDS_DDR_List_FPGA2/DDR_TX_TEST.ntrc_log
LVDS_DDR_List_FPGA2/DDR_TX_TEST.pad
LVDS_DDR_List_FPGA2/DDR_TX_TEST.par
LVDS_DDR_List_FPGA2/DDR_TX_TEST.pcf
LVDS_DDR_List_FPGA2/DDR_TX_TEST.prj
LVDS_DDR_List_FPGA2/DDR_TX_TEST.ptwx
LVDS_DDR_List_FPGA2/DDR_TX_TEST.restore
LVDS_DDR_List_FPGA2/DDR_TX_TEST.stx
LVDS_DDR_List_FPGA2/DDR_TX_TEST.syr
LVDS_DDR_List_FPGA2/DDR_TX_TEST.twr
LVDS_DDR_List_FPGA2/DDR_TX_TEST.twx
LVDS_DDR_List_FPGA2/DDR_TX_TEST.unroutes
LVDS_DDR_List_FPGA2/DDR_TX_TEST.ut
LVDS_DDR_List_FPGA2/DDR_TX_TEST.v
LVDS_DDR_List_FPGA2/DDR_TX_TEST.xpi
LVDS_DDR_List_FPGA2/DDR_TX_TEST.xst
LVDS_DDR_List_FPGA2/DDR_TX_TEST_guide.ncd
LVDS_DDR_List_FPGA2/DDR_TX_TEST_map.map
LVDS_DDR_List_FPGA2/DDR_TX_TEST_map.mrp
LVDS_DDR_List_FPGA2/DDR_TX_TEST_map.ncd
LVDS_DDR_List_FPGA2/DDR_TX_TEST_map.ngm
LVDS_DDR_List_FPGA2/DDR_TX_TEST_map.xrpt
LVDS_DDR_List_FPGA2/DDR_TX_TEST_ngdbuild.xrpt
LVDS_DDR_List_FPGA2/DDR_TX_TEST_pad.csv
LVDS_DDR_List_FPGA2/DDR_TX_TEST_pad.txt
LVDS_DDR_List_FPGA2/DDR_TX_TEST_par.xrpt
LVDS_DDR_List_FPGA2/DDR_TX_TEST_prev_built.ngd
LVDS_DDR_List_FPGA2/DDR_TX_TEST_summary.html
LVDS_DDR_List_FPGA2/DDR_TX_TEST_summary.xml
LVDS_DDR_List_FPGA2/DDR_TX_TEST_usage.xml
LVDS_DDR_List_FPGA2/DDR_TX_TEST_xdb/cst.xbcd
LVDS_DDR_List_FPGA2/DDR_TX_TEST_xdb/tmp/ise/version
LVDS_DDR_List_FPGA2/DDR_TX_TEST_xdb/tmp/ise/__OBJSTORE__/HierarchicalDesign/HDProject/HDProject
LVDS_DDR_List_FPGA2/DDR_TX_TEST_xdb/tmp/ise/__OBJSTORE__/HierarchicalDesign/HDProject/HDProject_StrTbl
LVDS_DDR_List_FPGA2/DDR_TX_TEST_xdb/tmp/ise/__OBJSTORE__/HierarchicalDesign/__stored_object_table__
LVDS_DDR_List_FPGA2/DDR_TX_TEST_xdb/tmp/ise/__OBJSTORE__/PnAutoRun/Scripts/RunOnce_tcl
LVDS_DDR_List_FPGA2/DDR_TX_TEST_xdb/tmp/ise/__OBJSTORE__/PnAutoRun/Scripts/RunOnce_tcl_StrTbl
LVDS_DDR_List_FPGA2/DDR_TX_TEST_xdb/tmp/ise/__OBJSTORE__/ProjectNavigator/dpm_project_main/dpm_project_main
LVDS_DDR_List_FPGA2/DDR_TX_TEST_xdb/tmp/ise/__OBJSTORE__/ProjectNavigator/dpm_project_main/dpm_project_main_StrTbl
LVDS_DDR_List_FPGA2/DDR_TX_TEST_xdb/tmp/ise/__OBJSTORE__/ProjectNavigator/dpm_project_main/NameMap
LVDS_DDR_List_FPGA2/DDR_TX_TEST_xdb/tmp/ise/__OBJSTORE__/ProjectNavigator/dpm_project_main/NameMap_StrTbl
LVDS_DDR_List_FPGA2/DDR_TX_TEST_xdb/tmp/ise/__OBJSTORE__/ProjectNavigator/__stored_objects__
LVDS_DDR_List_FPGA2/DDR_TX_TEST_xdb/tmp/ise/__OBJSTORE__/ProjectNavigator/__stored_objects___StrTbl
LVDS_DDR_List_FPGA2/DDR_TX_TEST_xdb/tmp/ise/__OBJSTORE__/ProjectNavigator/__stored_object_table__
LVDS_DDR_List_FPGA2/DDR_TX_TEST_xdb/tmp/ise/__OBJSTORE__/ProjectNavigatorGui/GuiProjectData
LVDS_DDR_List_FPGA2/DDR_TX_TEST_xdb/tmp/ise/__OBJSTORE__/ProjectNavigatorGui/GuiProjectData_StrTbl
LVDS_DDR_List_FPGA2/DDR_TX_TEST_xdb/tmp/ise/__OBJSTORE__/xreport/Gc_RvReportViewer-Current-Module
LVDS_DDR_List_FPGA2/DDR_TX_TEST_xdb/tmp/ise/__OBJSTORE__/xreport/Gc_RvReportViewer-Current-Module_StrTbl
LVDS_DDR_List_FPGA2/DDR_TX_TEST_xdb/tmp/ise/__OBJSTORE__/xreport/Gc_RvReportViewer-Module-Data-DDR_TX_TEST
LVDS_DDR_List_FPGA2/DDR_TX_TEST_xdb/tmp/ise/__OBJSTORE__/xreport/Gc_RvReportViewer-Module-Data-DDR_TX_TEST_StrTbl
LVDS_DDR_List_FPGA2/DDR_TX_TEST_xdb/tmp/ise/__OBJSTORE__/xreport/Gc_RvReportViewer-Module-DataFactory-Default
LVDS_DDR_List_FPGA2/DDR_TX_TEST_xdb/tmp/ise/__OBJSTORE__/xreport/Gc_RvReportViewer-Module-DataFactory-Default_StrTbl
LVDS_DDR_List_FPGA2/DDR_TX_TEST_xdb/tmp/ise/__REGISTRY__/Autonym/regkeys
LVDS_DDR_List_FPGA2/DDR_TX_TEST_xdb/tmp/ise/__REGISTRY__/bitgen/regkeys
LVDS_DDR_List_FPGA2/DDR_TX_TEST_xdb/tmp/ise/__REGISTRY__/common/regkeys
LVDS_DDR_List_FPGA2/DDR_TX_TEST_xdb/tmp/ise/__REGISTRY__/cpldfit/regkeys
LVDS_DDR_List_FPGA2/DDR_TX_TEST_xdb/tmp/ise/__REGISTRY__/Cs/regkeys
LVDS_DDR_List_FPGA2/DDR_TX_TEST_xdb/tmp/ise/__REGISTRY__/dumpngdio/regkeys
LVDS_DDR_List_FPGA2/DDR_TX_TEST_xdb/tmp/ise/__REGISTRY__/fuse/regkeys
LVDS_DDR_List_FPGA2/DDR_TX_TEST_xdb/tmp/ise/__REGISTRY__/HierarchicalDesign/HDProject/regkeys
LVDS_DDR_List_FPGA2/DDR_TX_TEST_xdb/tmp/ise/__REGISTRY__/HierarchicalDesign/regkeys
LVDS_DDR_List_FPGA2/DDR_TX_TEST_xdb/tmp/ise/__REGISTRY__/hprep6/regkeys
LVDS_DDR_List_FPGA2/DDR_TX_TEST_xdb/tmp/ise/__REGISTRY__/idem/regkeys
LVDS_DDR_List_FPGA2/DDR_TX_TEST_xdb/tmp/ise/__REGISTRY__/map/regkeys
LVDS_DDR_List_FPGA2/DDR_TX_TEST_xdb/tmp/ise/__REGISTRY__/netgen/regkeys
LVDS_DDR_List_FPGA2/DDR_TX_TEST_xdb/tmp/ise/__REGISTRY__/ngc2edif/regkeys
LVDS_DDR_List_FPGA2/DDR_TX_TEST_xdb/tmp/ise/__REGISTRY__/ngcbuild/regkeys
LVDS_DDR_List_FPGA2/DDR_TX_TEST_xdb/tmp/ise/__REGISTRY__/ngdbuild/regkeys
LVDS_DDR_List_FPGA2/DDR_TX_TEST_xdb/tmp/ise/__REGISTRY__/par/regkeys
LVDS_DDR_List_FPGA2/DDR_TX_TEST_xdb/tmp/ise/__REGISTRY__/Projec
本网站为编程资源及源代码搜集、介绍的搜索网站,版权归原作者所有! 粤ICP备11031372号
1999-2046 搜珍网 All Rights Reserved.